

# ADS125H18 8/16-Channel, 1MSPS, 24-Bit, Delta-Sigma ADC

## 1 Features

- Programmable data rate up to 1.067MSPS
- High impedance voltage divider with integrated precision matched resistors
- Analog multiplexer with 17 independently selectable inputs:
  - Up to 8 fully differential inputs
  - Up to 16 single ended inputs
- Rail-to-rail analog input buffer and reference buffer
- Internal voltage reference, selectable output 2.5V or 4.096V
- Fault detection and monitor circuits
- General-Purpose I/Os
- Internal Oscillator: 25.6MHz, 1% Accuracy
- Channel auto-sequencer and FIFO buffer
- Simultaneous 50Hz and 60Hz rejection at  $\leq 25$  SPS with low-latency digital filter
- Power-scalable architecture with four speed modes

## 2 Applications

- **Factory automation and control:**
  - Condition monitoring
  - Analog input modules
- **Test and measurement:**
  - Data acquisition (DAQ)
  - Semiconductor test equipment

## 3 Description

The ADS125H18 is a high voltage input, multiplexed 8/16-Channel, 24 bit, delta-sigma ( $\Delta\Sigma$ ), analog-to-digital converter (ADC) with data rates up to 1MSPS and is configurable to accept up to 8 fully differential analog inputs or up to 16 single-ended analog inputs. Each input comprises a high-impedance voltage divider with integrated precision matched resistors to scale down the input voltage to the input range of the ADC. The device offers an excellent combination of ac performance and dc precision with low power consumption.

The ADS125H18 is equipped with a channel auto-sequencer and a FIFO (first-in, first-out) buffer. The power-scalable architecture provides four speed modes to optimize data rate, resolution, and power consumption.


The small 5mm  $\times$  5mm VQFN package is designed for limited space applications. The device is fully specified for operation over the  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range.

### Packaging Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
ADS125H18	RHB (VQFN, 36)	5.00mm $\times$ 5.00mm

(1) For more information, see [Section 11](#).

(2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.




Simplified Block Diagram



## Table of Contents

<b>1 Features</b> .....	1	7.4.2 Sequencer Functional Modes.....	84
<b>2 Applications</b> .....	1	7.4.3 Idle Mode and Standby Mode.....	84
<b>3 Description</b> .....	1	7.4.4 Power-Down Mode.....	84
<b>4 Pin Configuration and Functions</b> .....	3	7.4.5 Reset.....	84
<b>5 Specifications</b> .....	5	7.4.6 Synchronization.....	85
5.1 Absolute Maximum Ratings.....	5	7.4.7 Conversion-Start Delay Time.....	86
5.2 ESD Ratings.....	5	7.5 Programming.....	87
5.3 Recommended Operating Conditions.....	6	7.5.1 Serial Interface (SPI).....	87
5.4 Thermal Information.....	6	7.5.2 Serial Interface Signals.....	87
5.5 Electrical Characteristics.....	7	7.5.3 Serial Interface Communication Structure.....	88
5.6 Timing Requirements.....	11	7.5.4 Device Commands.....	91
5.7 Switching Characteristics.....	11	7.5.5 Continuous Read Mode.....	97
5.8 Timing Diagrams.....	12	7.5.6 SPI communication after POR or Reset.....	104
5.9 Typical Characteristics.....	13	7.5.7 $\overline{\text{DRDY}}$ Pin Behavior.....	106
<b>6 Parameter Measurement Information</b> .....	15	7.5.8 Daisy-Chain Operation.....	109
6.1 Offset Error Measurement.....	15	7.5.9 3-Wire SPI Mode.....	111
6.2 Offset Drift Measurement.....	15	7.5.10 Conversion Data.....	112
6.3 Gain Error Measurement.....	15	7.5.11 Data Ready.....	112
6.4 Gain Drift Measurement.....	15	7.6 Register Map.....	114
6.5 NMRR Measurement.....	15	7.6.1 ADS125H18 Status and General Configuration Page.....	115
6.6 CMRR Measurement.....	16	7.6.2 ADS125H18 Step Configuration Page.....	153
6.7 PSRR Measurement.....	16	<b>8 Application and Implementation</b> .....	172
6.8 SNR Measurement.....	17	8.1 Application Information.....	172
6.9 INL Error Measurement.....	17	8.1.1 Serial Interface Connections.....	172
6.10 THD Measurement.....	17	8.1.2 Interfacing with Multiple Devices.....	172
6.11 SFDR Measurement.....	17	8.1.3 Unused Inputs and Outputs.....	173
6.12 Noise Performance.....	18	8.1.4 Device Initialization.....	174
6.13 TUE (Total Unadjusted Error) Measurement.....	22	8.2 Typical Applications.....	175
<b>7 Detailed Description</b> .....	23	8.2.1 2-Terminal V/I PLC Analog Input Module.....	175
7.1 Overview.....	23	8.2.2 3-Terminal V/I PLC Analog Input Module.....	181
7.2 Functional Block Diagram.....	24	8.2.3 2-Terminal V/I PLC Analog Input Module With Solid State Switch.....	182
7.3 Feature Description.....	25	8.2.4 2-Terminal, single ended V/I PLC Analog Input Module.....	183
7.3.1 Voltage Divider and Input Multiplexer.....	25	8.2.5 2-Terminal, I-Input PLC Analog Input Module..	184
7.3.2 Input Range.....	28	8.3 Power Supply Recommendations.....	185
7.3.3 ADC Reference Voltage.....	28	8.3.1 Power Supplies.....	185
7.3.4 Power Supplies.....	29	8.3.2 Power-Supply Sequencing.....	185
7.3.5 Clock Operation.....	31	8.3.3 Power-Supply Decoupling.....	185
7.3.6 Modulator.....	33	8.4 Layout.....	186
7.3.7 Digital Filter.....	33	8.4.1 Layout Guidelines.....	186
7.3.8 FIFO Buffer.....	43	8.4.2 Layout Example.....	187
7.3.9 Channel Auto-Sequencer.....	47	<b>9 Device and Documentation Support</b> .....	188
7.3.10 Offset and Gain Calibration.....	57	9.1 Documentation Support.....	188
7.3.11 Digital PGA.....	59	9.1.1 Related Documentation.....	188
7.3.12 General Purpose I/Os (GPIOs).....	59	9.2 Receiving Notification of Documentation Updates..	188
7.3.13 Open Wire Current Source (OWCS).....	60	9.3 Support Resources.....	188
7.3.14 Open Wire Detection with ADC 0-code output.....	62	9.4 Trademarks.....	188
7.3.15 System Monitors.....	64	9.5 Electrostatic Discharge Caution.....	188
7.3.16 Monitor Flags, Indicators and Counters.....	64	9.6 Glossary.....	188
7.3.17 Test DAC (TDAC).....	70	<b>10 Revision History</b> .....	188
7.3.18 Parallel Post Filters.....	71	<b>11 Mechanical, Packaging, and Orderable   Information</b> .....	188
7.3.19 Chip Select Forwarding.....	77		
7.4 Device Functional Modes.....	84		
7.4.1 Power-Scalable Speed Modes.....	84		

## 4 Pin Configuration and Functions



**Figure 4-1. RHB Package, 36-Pin VQFN (Top View)**

**Table 4-1. Pin Functions**

NAME	NO.	TYPE	DESCRIPTION
AIN0	1	Analog Input	Analog input 0
AIN1	2	Analog Input	Analog input 1
AIN2	3	Analog Input	Analog input 2
AIN3	4	Analog Input	Analog input 3
AIN4	5	Analog Input	Analog input 4
AIN5	6	Analog Input	Analog input 5
AIN6	7	Analog Input	Analog input 6
AIN7	8	Analog Input	Analog input 7
AIN8	9	Analog Input	Analog input 8
AIN9	10	Analog Input	Analog input 9
AIN10	11	Analog Input	Analog input 10
AIN11	12	Analog Input	Analog input 11
AIN12	33	Analog Input	Analog input 12
AIN13	34	Analog Input	Analog input 13
AIN14	35	Analog Input	Analog input 14
AIN15	36	Analog Input	Analog input 15
RESP	31	Analog Supply	Positive connection of resistor divider network
RESN	32	Analog Supply	Negative connection of resistor divider network
AVDD	30	Analog Supply	Positive analog supply
AVSS	28	Analog Supply	Negative analog supply
CAPA	29	Analog Supply	Analog voltage regulator output external bypass
CAPD	26	Analog Supply	Digital voltage regulator output external bypass
IOVDD	24	Digital Supply	I/O supply voltage

**Table 4-1. Pin Functions (continued)**

NAME	NO.	TYPE	DESCRIPTION
DGND	25	Ground	Digital ground
REFOUT	13	Analog Output	Voltage reference output
REFP/TDACOUT	14	Analog Input/Output	Positive reference input/Test DAC output
REFN	15	Analog Input	Negative reference input
RESET	16	Digital Input	Reset, active low
GPIO0/START	17	Digital Input	General-purpose input/output 0. Pin can be configured as dedicated START input for conversion control.
$\overline{CS}$	18	Digital Input	Chip select, active low
SCLK	19	Digital Input	Serial data clock
SDI	20	Digital Input	Serial data input
SDO/DRDY	21	Digital IO	Serial data output and data ready, active low (optional)
DRDY/GPIO1	22	Digital IO	Data ready, active low/General-purpose input/output 1
GPIO2/CLKIN	23	Digital IO	General-purpose input/output 2. Pin can be configured as external clock input.
GPIO3/FAULT	27	Digital IO	General-purpose input/output 3. Pin can be configured as dedicated FAULT output.
Thermal Pad		N/A	Thermal power pad; connect to AVSS

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Power supply voltage	AVDD to AVSS	-0.3	6.5	V
	AVSS to DGND	-3	0.3	
	IOVDD to DGND	-0.3	6.5	
	IOVDD to AVSS		8.5	
Analog input voltage	AINx to AVSS <sup>(2)</sup>	-75	75	V
Reference input voltage	REFP, REFN	AVSS - 0.3	AVDD + 0.3	V
Analog output voltage	CAPA	AVSS	1.65	V
	CAPD	DGND	1.65	
Digital input voltage	RESET, GPIO0/START, SDO/DRDY, DRDY/GPIO1, GPIO2/CLKIN, GPIO3/FAULT	DGND - 0.3	IOVDD + 0.3	V
	CS, SCLK, SDI	DGND - 0.3	6.5	V
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional – this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All input were tested up to ±75V (V20 device variant, absolute input voltage w.r.t. AVSS) at T<sub>A</sub> = 25°C with no damage observed.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±750	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
<b>POWER SUPPLY</b>							
	Analog power supply	AVDD to AVSS	Speed mode 3	4.5		5.5	V
			Speed mode 2	4.5		5.5	
			Speed mode 1	3		5.5	
			Speed mode 0	3		5.5	
		AVDD to DGND	1.65			V	
		AVSS to DGND		-2.75		0	V
	Digital power supply	IOVDD to DGND		1.65		5.5	V
<b>ANALOG INPUTS</b>							
V <sub>AINx</sub>	Absolute input voltage	V12 device variant		-12.5		12.5	V
		V20 device variant		-20.5		20.5	
		V40 device variant		-40.5		40.5	
V <sub>AINP</sub> , V <sub>AINN</sub>	Differential input voltage <sup>(1)</sup> V <sub>IN</sub> = V <sub>AINP</sub> - V <sub>AINN</sub>	V12 device variant		-12.0		12.0	V
		V20 device variant		-20.0		20.0	
		V40 device variant		-40.0		40.0	
<b>VOLTAGE REFERENCE INPUTS</b>							
V <sub>REF</sub>	Differential reference voltage V <sub>REF</sub> = V <sub>REFP</sub> - V <sub>REFN</sub>		1	2.5	AVDD - AVSS		V
V <sub>REFN</sub>	Negative reference voltage		AVSS - 0.05	AVSS			V
V <sub>REFP</sub>	Positive reference voltage	REFP buffer off				AVDD + 0.05	V
		REFP buffer on				AVDD - 0.7	
<b>EXTERNAL CLOCK SOURCE</b>							
f <sub>CLK</sub>	Clock frequency	Speed mode 3		0.5	25.6	26.2	MHz
		Speed mode 2		0.5	12.8	13.1	
		Speed mode 1		0.5	3.2	3.28	
		Speed mode 0		0.5	1.6	1.64	
<b>DIGITAL INPUTS</b>							
V <sub>IL</sub>	Logic low input voltage		0		0.3 × IOVDD		V
V <sub>IH</sub>	Logic high input voltage		0.7 × IOVDD		IOVDD		V
I <sub>LEAK</sub>	External leakage current	Tri-state pins, floating input		-5		5	μA
<b>TEMPERATURE RANGE</b>							
T <sub>A</sub>	Ambient temperature	Operational		-45		125	°C
		Specification		-40		125	

(1) AIN<sub>P</sub> and AIN<sub>N</sub> denote the positive and negative inputs of the input buffer/ADC. Any of the available analog inputs (AIN<sub>x</sub>) can be selected as either AIN<sub>P</sub> or AIN<sub>N</sub> by the input multiplexer.

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		VQFN (RSH)	UNIT
		36 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	32.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	11.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	6.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	6.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ; typical specifications are at  $T_A = 25^\circ\text{C}$ ; all specifications are at  $AVDD - AVSS = 5\text{V}$ ,  $IOVDD = 1.8\text{V}$ ,  $V_{AINX} = 0\text{V}$ ,  $V_{CM} = 0\text{V}$ ,  $(V_{REFP} - V_{REFN}) = 2.5\text{V}$ , V20 variant, all speed modes, external clock, and reference buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS</b>							
Zin	Input Impedance			1	1.25		MΩ
TUE	Total Unadjusted Error, full range	Internal $V_{REF}$ , FSR = $\pm 10\text{V}$	$T_A = 25^\circ\text{C}$		0.03	0.06	% FSR
			$T_A = -20^\circ\text{C}$ to $105^\circ\text{C}$		0.03	0.12	% FSR
			$T_A = 0^\circ\text{C}$ to $125^\circ\text{C}$		0.03	0.09	% FSR
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		0.03	0.13	% FSR
		External $V_{REF}$ , FSR = $\pm 10\text{V}$	$T_A = 25^\circ\text{C}$		0.02	0.07	% FSR
			$T_A = -20^\circ\text{C}$ to $105^\circ\text{C}$		0.02	0.09	% FSR
$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$			0.02	0.1	% FSR		
TUE	Total Unadjusted Error, reduced range	Internal $V_{REF}$ , FSR = $\pm 5\text{V}$	$T_A = 25^\circ\text{C}$		0.03	0.07	% FSR
			$T_A = -20^\circ\text{C}$ to $105^\circ\text{C}$		0.03	.13	% FSR
			$T_A = 0^\circ\text{C}$ to $125^\circ\text{C}$		0.03	0.1	% FSR
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		0.03	0.14	% FSR
		External $V_{REF}$ , FSR = $\pm 5\text{V}$	$T_A = 25^\circ\text{C}$		0.02	0.08	% FSR
			$T_A = -20^\circ\text{C}$ to $105^\circ\text{C}$		0.02	0.1	% FSR
$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$			0.02	0.11	% FSR		
<b>DC PERFORMANCE</b>							
	Resolution (no missing codes)			24			Bits
	Noise			See the <a href="#">Noise Performance</a> section for details			
INL	Integral nonlinearity	$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$ , $V_{CM} = 0\text{V}$ , OSR = 512, best fit	Speed mode 3 or 2		7	25	ppm of FSR
			Speed mode 1 or 0		3	6	
	Offset error	$T_A = 25^\circ\text{C}$		-8	0.5	8	mV
	Offset drift				4	30	$\mu\text{V}/^\circ\text{C}$
	Gain error	$T_A = 25^\circ\text{C}$ , using external reference		-850	$\pm 200$	850	ppm of FSR
		$T_A = 25^\circ\text{C}$ , including internal reference		-1300	$\pm 300$	1300	
	Gain drift	Using external reference			$\pm 2$		ppm of FSR/ $^\circ\text{C}$
		Including internal reference			$\pm 5$		
<b>SYSTEM PERFORMANCE</b>							
$f_{\text{DATA}}$	Output data rate, sinc <sup>3</sup> or sinc <sup>4</sup> filter	Speed mode 3 ( $f_{\text{MOD}} = 12.8\text{ MHz}$ )		0.08		1067	kSPS
		Speed mode 2 ( $f_{\text{MOD}} = 6.4\text{ MHz}$ )		0.04		533.3	
		Speed mode 1 ( $f_{\text{MOD}} = 1.6\text{ MHz}$ )		0.01		133.3	
		Speed mode 0 ( $f_{\text{MOD}} = 0.8\text{ MHz}$ )		0.005		66.7	
NMRR	Normal-mode rejection ratio, simultaneous 50/60Hz notch filter enabled	$f_{\text{IN}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} = 20\text{ SPS}$ , external $f_{\text{CLK}} = 25.6\text{ MHz}$			-95.3		dB
		$f_{\text{IN}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} = 20\text{ SPS}$ , internal $f_{\text{CLK}} = 25.6\text{ MHz}$			-82.7		
		$f_{\text{IN}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} = 25\text{ SPS}$ , external $f_{\text{CLK}} = 25.6\text{ MHz}$			-62.7		
		$f_{\text{IN}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} = 25\text{ SPS}$ , internal $f_{\text{CLK}} = 25.6\text{ MHz}$			-57.9		
CMRR	Common-mode rejection ratio	At dc			86		dB
		$f_{\text{CM}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} = 20\text{ SPS}$ or $25\text{ SPS}$			125		
		$f_{\text{CM}} = 50\text{ Hz}$ or $60\text{ Hz}$ ( $\pm 1\text{ Hz}$ ), $f_{\text{DATA}} > 25\text{ SPS}$			90		
PSRR	Power-supply rejection ratio	AVDD at dc			77		dB
		IOVDD at dc			105		
<b>VOLTAGE REFERENCE INPUTS</b>							

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at  $AVDD - AVSS = 5\text{V}$ ,  $IOVDD = 1.8\text{V}$ ,  $V_{AINx} = 0\text{V}$ ,  $V_{CM} = 0\text{V}$ ,  $(V_{REFP} - V_{REFN}) = 2.5\text{V}$ , V20 variant, all speed modes, external clock, and reference buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	REFP and REFN input current (REFN = AVSS)	REFP buffer off	Speed mode 3		190		$\mu\text{A/V}$
			Speed mode 2		130		
			Speed mode 1		80		
			Speed mode 0		70		
	REFP input current	REFP buffer on	Speed mode 3		$\pm 0.5$		$\mu\text{A}$
			Speed mode 2		$\pm 0.3$		
			Speed mode 1		$\pm 0.1$		
			Speed mode 0		$\pm 0.1$		
	REFP and REFN input current drift	REFP buffer off	Speed mode 3		2.5		$\text{nA}/^{\circ}\text{C}$
			Speed mode 2		5		
			Speed mode 1		7		
			Speed mode 0		7.5		
	REFP input current drift	REFP buffer on	Speed mode 3		4		$\text{nA}/^{\circ}\text{C}$
			Speed mode 2		2.5		
			Speed mode 1		0.5		
			Speed mode 0		0.5		
<b>INTERNAL VOLTAGE REFERENCE</b>							
	Output voltage	AVDD > 4.5V, REFOUT with respect to AVSS	REF_VAL = 0b		2.5		V
			REF_VAL = 1b		4.096		
		2.85V $\leq$ AVDD $\leq$ 4.5V, REFOUT with respect to AVSS			2.5		
	Initial accuracy	$T_A = 25^{\circ}\text{C}$		-0.1	$\pm 0.02$	0.1	%
	Temperature drift (1)	$T_A = 0^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			3.5	8.5	$\text{ppm}/^{\circ}\text{C}$
		$T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			4	12	
	Reference output load current	Sink or source		-10		10	mA
	Short-circuit current limit	Sink or source				25	40
	Power supply rejection ratio	AVDD at DC				95	dB
	Load regulation					50	$\text{ppm}/\text{mA}$
	Voltage noise	0.1 to 10Hz, $C_L = 1\mu\text{F}$	$V_{REF} = 2.5\text{V}$		1.0		$\mu\text{V}_{\text{RMS}}$
			$V_{REF} = 4.096\text{V}$		1.7		
	Voltage noise density	1kHz, $C_L = 1\mu\text{F}$	$V_{REF} = 2.5\text{V}$		200		$\text{nV}/\sqrt{\text{Hz}}$
			$V_{REF} = 4.096\text{V}$		300		
	Capacitive load			0.5	1	2	$\mu\text{F}$
	Resistive load			2			k $\Omega$
	Start-up time	From power-down mode, $C_L = 1\mu\text{F}$ , 0.01% settling			1	1.5	ms
<b>INTERNAL OSCILLATOR</b>							
$f_{\text{OSCM}}$	Frequency				25.6		MHz
	Accuracy			-0.75	0.07	0.75	%
<b>TEMPERATURE SENSOR</b>							
$T_{\text{SOffset}}$	Output voltage	$T_A = 25^{\circ}\text{C}$			120		mV
$T_{\text{STC}}$	Temperature coefficient				400		$\mu\text{V}/^{\circ}\text{C}$
	Accuracy	Speed mode 0, internal clock, OSR = 12		-3	$\pm 0.5$	3	$^{\circ}\text{C}$
<b>MONITORS</b>							
$T_{\text{HREF\_UV}}$	Reference undervoltage threshold (2)			0.5		0.6	V
	External reference voltage readback accuracy	$(V_{\text{REFP}} - V_{\text{REFN}}) / 3$			$\pm 0.5$		%



minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at  $\text{AVDD} - \text{AVSS} = 5\text{V}$ ,  $\text{IOVDD} = 1.8\text{V}$ ,  $V_{\text{AINx}} = 0\text{V}$ ,  $V_{\text{CM}} = 0\text{V}$ ,  $(V_{\text{REFP}} - V_{\text{REFN}}) = 2.5\text{V}$ , V20 variant, all speed modes, external clock, and reference buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Supply voltage readback accuracy	AVDD / 3			±1		%	
		DVDD / 3			±1			
		(CAPA – AVSS) / 3			±1			
		(CAPD – DGND) / 3			±1			
		(RESP – RESN) / 3			±1			
<b>TEST DAC</b>								
	Test DAC reference voltage	AVDD ≥ 4.65V	TDAC_RANGE = 0b		2.5		V	
			TDAC_RANGE = 1b		4.096		V	
		2.85V ≤ AVDD ≤ 4.65V				2.5		V
	Resolution				5		Bits	
	Accuracy				±1		%	
	Offset error	Measured by the line passing through two codes			±1	10	mV	
	Startup Time	From rising edge of TDAC enable to DAC output voltage reaching 99% of its final value. Applies to the slowest DAC config (buffer or no buffer).			10		µs	
	Buffer output impedance	Buffer shorted to ground with code = 11111, reference voltage = 4.096V			150		Ω	
	Buffer Load Current, Shorted	Buffer shorted to ground with code = 11111, reference voltage = 4.096V			15		mA	
<b>DIGITAL INPUTS/OUTPUTS</b>								
$V_{\text{IL}}$	Logic input level, low			DGND		$0.3 \times \text{IOVDD}$	V	
$V_{\text{IH}}$	Logic input level, high			$0.7 \times \text{IOVDD}$			V	
$V_{\text{OL}}$	Logic output level, low	OUT_DRV = 0b, $I_{\text{OL}} = 2\text{mA}$				$0.2 \times \text{IOVDD}$	V	
		OUT_DRV = 1b, $I_{\text{OL}} = 1\text{mA}$				$0.2 \times \text{IOVDD}$		
$V_{\text{OH}}$	Logic output level, high	OUT_DRV = 0b, $I_{\text{OH}} = -2\text{mA}$				$0.8 \times \text{IOVDD}$	V	
		OUT_DRV = 1b, $I_{\text{OH}} = -1\text{mA}$				$0.8 \times \text{IOVDD}$		
	Input hysteresis				100		mV	
	Input current	Excluding RESET pin			-1	1	µA	
	RESET pin internal pullup resistor					20	kΩ	
<b>ANALOG SUPPLY CURRENT</b>								
$I_{\text{AVDD}}, I_{\text{AVSS}}$	AVDD and AVSS current (Reference buffer off, internal reference off)	Speed mode 3			10	11.5	mA	
		Speed mode 2			7.5	9	mA	
		Speed mode 1			2.2	3	mA	
		Speed mode 0			2	2.75	mA	
		Standby mode			500	1200	µA	
		Power-down mode			180	800	µA	
		AVDD and AVSS additional current (per function)	REFP buffer	Speed mode 3			1.2	
	Speed mode 2				0.8		mA/buffer	
	Speed mode 1				0.3		mA/buffer	
	Speed mode 0				0.25		mA/buffer	
	Internal reference			100	200	µA		
	Test DAC, 2.5V or 4.096V range			700	1100	µA		
	Test DAC buffer			800	1100	µA		
<b>DIGITAL SUPPLY CURRENT</b>								

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at  $AVDD - AVSS = 5\text{V}$ ,  $IOVDD = 1.8\text{V}$ ,  $V_{AINx} = 0\text{V}$ ,  $V_{CM} = 0\text{V}$ ,  $(V_{REFP} - V_{REFN}) = 2.5\text{V}$ , V20 variant, all speed modes, external clock, and reference buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>IOVDD</sub>	IOVDD current	Speed mode 3, OSR = 32			0.90	1	mA
		Speed mode 2, OSR = 32			0.5	0.6	
		Speed mode 1, OSR = 32			0.2	0.25	
		Speed mode 0, OSR = 32			0.12	0.2	
		Standby mode, external clock			5		μA
		Standby mode, internal oscillator			60		
		Power-down mode			10		
<b>POWER DISSIPATION</b>							
P <sub>D</sub>	Power dissipation	AVDD = 5V, REFP buffer off	Speed mode 3		50		mW
			Speed mode 2		36		
			Speed mode 1		11		
			Speed mode 0		10		

- (1) Specified by design and characterization, not production tested.
- (2) Undervoltage monitor does always trip below the specified MIN value and does never trip above the specified MAX value.

## 5.6 Timing Requirements

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$t_{c(SC)}$	SCLK period	40	$1/(4 f_{DATA})$	ns
$t_{w(SCL)}$	Pulse duration, SCLK low	10		ns
$t_{w(SCH)}$	Pulse duration, SCLK high	20		ns
$t_{d(CSSC)}$	Delay time, first SCLK rising edge after $\overline{CS}$ falling edge	5		ns
$t_{d(SCCS)}$	Delay time, $\overline{CS}$ rising edge after final SCLK falling edge	5		ns
$t_{w(CSH)}$	Pulse duration, $\overline{CS}$ high	5		ns
$t_{d(FIFORD)}$	Delay time between subsequent FIFO read frames	5		$t_{CLK}$
$t_{su(DI)}$	Setup time, SDI valid before SCLK falling edge	3		ns
$t_{h(DI)}$	Hold time, SDI valid after SCLK falling edge	4		ns
$t_{d(fr2fr)}$	Delay time, between frames in 3-wire SPI mode	5		ns
$t_{h(DIIR)}$	Hold time, SDI high to force interface resynchronization (3-wire SPI mode only). Interface resynchronization happens on first SCLK falling edge where SDI is low again.	63		$t_{SCLK}$
$t_{d(RSSC)}$	Delay time, SPI communication start after $\overline{RESET}$ rising edge or after software reset using SPI reset pattern or $RESET[7:0]$ bit field		500	$\mu s$
$t_{d(POR)}$	Delay time, first SCLK rising edge after IOVDD power-up (= after IOVDD crosses minimum IOVDD voltage)	5		ms
$t_{w(STL)}$	Pulse duration, START low	4		$t_{CLK}$
$t_{w(STH)}$	Pulse duration, START high	4		$t_{CLK}$
$t_{su(STCL)}$	Setup time, START transition before CLKIN rising edge <sup>(1)</sup>	9		ns
$t_{h(STCL)}$	Hold time, START transition after CLKIN rising edge <sup>(1)</sup>	9		ns
$t_{su(STFS)}$	Setup time, START falling edge or STOP bit before FSYNC rising edge to stop next conversion (start/stop conversion mode)	24		$t_{CLK}$
$t_{w(RSL)}$	Pulse duration, RESET low	4		$t_{CLK}$
$t_{h(DIRS1)}$	Hold time, SDI high to force device reset using RESET pattern. Device reset happens on first SCLK falling edge where SDI is low again.	1023		$t_{SCLK}$
$t_{h(DIRS2)}$	Hold time, SDI high to force device reset using RESET pattern. Device reset happens on $\overline{CS}$ rising edge (4-wire SPI mode only).	1024		$t_{SCLK}$


(1) START rising edge must not be applied between the setup and hold time period at the rising edge of CLKIN

## 5.7 Switching Characteristics


over operating ambient temperature range,  $C_{LOAD} = 20pF$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{p(CSDO)}$	Propagation delay time, $\overline{CS}$ falling edge to $SDO/\overline{DRDY}$ driven				20	ns
$t_{p(CSDOZ)}$	Propagation delay time, $\overline{CS}$ rising edge to $SDO/\overline{DRDY}$ high impedance state				10	ns
$t_{h(SCDO)}$	Hold time, SCLK rising edge to invalid $SDO/\overline{DRDY}$		1			ns
$t_{p(SCDO)}$	Propagation delay time, SCLK rising edge to valid $SDO/\overline{DRDY}$				18	ns
$t_{w(DRH)}$	Pulse duration, $\overline{DRDY}$ high		2			$t_{MOD}$
$t_{p(SCDR)}$	Propagation delay time, 8th SCLK falling edge to $\overline{DRDY}$ return high				5	$t_{MOD}$
$t_{p(DRDO)}$	Propagation delay time, first SCLK rising edge of read operation for $SDO/\overline{DRDY}$ transition from $\overline{DRDY}$ mode to valid $SDO$	$SDO\_DRDY = 1b$	30		46	ns
$t_{p(DODR)}$	Propagation delay time, last SCLK falling edge of read operation for $SDO/\overline{DRDY}$ transition from $SDO$ to $\overline{DRDY}$ mode	$SDO\_DRDY = 1b$	30		45	ns
$t_{p(GPIO)}$	Propagation delay time, last SCLK falling edge (3-wire) or $\overline{CS}$ rising edge (4-wire), of $GPIO\_CFG/STEP\_GPIO\_DATA\_OUT$ to $GPIOx$ output valid				14	ns


## 5.8 Timing Diagrams




**Figure 5-1. Clock and Serial Interface Timing Requirements**




**Figure 5-2. Serial Interface Switching Characteristics**



**Figure 5-3. RESET Pin Timing**



**Figure 5-4. START Pin Timing**



**Figure 5-5. Timing Reference**

### 5.9 Typical Characteristics

AVDD = 5V, AVSS = 0V, IOVDD = 1.8V, VREF = 2.5V, OSR = 32, and TA = 25°C (unless otherwise noted).




Figure 5-6. INL vs Differential Input Voltage




Figure 5-7. Internal Reference Temperature Drift




Figure 5-8. Internal Reference Voltage vs Temperature, 2.5V




Figure 5-9. Internal Reference Voltage vs Temperature, 4.096V




Figure 5-10. Input Referred Noise Histogram, OSR = 32






Figure 5-11. Input Referred Noise Histogram, OSR = 2048

### 5.9 Typical Characteristics (continued)

AVDD = 5V, AVSS = 0V, IOVDD = 1.8V, VREF = 2.5V, OSR = 32, and  $T_A = 25^\circ\text{C}$  (unless otherwise noted).



## 6 Parameter Measurement Information

### 6.1 Offset Error Measurement

Offset error of the ADS125H18 is measured with the ADC inputs externally shorted together. The input common-mode voltage is fixed to the mid-point of the AVDD1 and AVSS power-supply range. Offset error is specified at  $T_A = 25^\circ\text{C}$ .

### 6.2 Offset Drift Measurement

Offset drift is defined as the change in offset voltage measured at multiple points over the specified temperature range. Offset drift is calculated using the *box method* in which a box is formed over the maximum and minimum offset voltages and over the specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test.

Use this equation for the offset drift calculation using the box method:

$$\text{Offset Drift (nV/}^\circ\text{C)} = 10^9 \cdot (V_{\text{OFSMAX}} - V_{\text{OFSMIN}}) / (T_{\text{MAX}} - T_{\text{MIN}}) \quad (1)$$

where:

- $V_{\text{OFSMAX}}$  and  $V_{\text{OFSMIN}}$  = Maximum and minimum offset voltages over the specified temperature range
- $T_{\text{MAX}}$  and  $T_{\text{MIN}}$  = Maximum and minimum temperatures

### 6.3 Gain Error Measurement

Gain error is defined as the difference between the actual and the ideal slopes of the ADC transfer function. Gain error is measured by applying dc test voltages at  $-95\%$  and  $95\%$  of FSR. The error is calculated by subtracting the difference of the dc test voltages (ideal slope) from the difference in the ADC output voltages (actual slope). The difference in the slopes is divided by the ideal slope and multiplied by  $10^6$  to convert the error to ppm of FSR. Error resulting from the ADC reference voltage is excluded from the gain error measurement. The gain error is specified at  $T_A = 25^\circ\text{C}$ . [Equation 2](#) shows the calculation of gain error:

$$\text{Gain Error (ppm of FSR)} = 10^6 \times (\Delta V_{\text{OUT}} - \Delta V_{\text{IN}}) / \Delta V_{\text{IN}} \quad (2)$$

where:

- $\Delta V_{\text{OUT}}$  = Difference of two ADC output voltages
- $\Delta V_{\text{IN}}$  = Difference of two input test voltages

### 6.4 Gain Drift Measurement

Gain drift is defined as the change of gain error measured at multiple points over the specified temperature range. The box method is used in which a box is formed over the maximum and minimum gain errors over the specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. [Equation 3](#) describes gain drift using the box method.

$$\text{Gain Drift (ppm/}^\circ\text{C)} = (G_{\text{EMAX}} - G_{\text{EMIN}}) / (T_{\text{MAX}} - T_{\text{MIN}}) \quad (3)$$

where:

- $G_{\text{EMAX}}$  and  $G_{\text{EMIN}}$  = Maximum and minimum gain errors over the specified temperature range
- $T_{\text{MAX}}$  and  $T_{\text{MIN}}$  = Maximum and minimum temperatures

### 6.5 NMRR Measurement

Normal-mode rejection ratio (NMRR) specifies the ability of the ADC to reject normal-mode input signals at specific frequencies, typically expressed at 50Hz and 60Hz input frequencies. Normal-mode rejection is uniquely determined by the frequency response of the digital filter. In this case, the nulls in the frequency response of the low-latency sinc3 filter option located at 50Hz and 60Hz provide rejection at these frequencies.

## 6.6 CMRR Measurement

Common-mode rejection ratio (CMRR) specifies the ability of the ADC to reject common-mode input signals. CMRR is expressed as dc and ac parameters. For measurement of CMRR (dc), three common-mode test voltages equal to  $AVSS + 50\text{mV}$ ,  $(AVDD1 + AVSS) / 2$ , and  $AVDD1 - 50\text{mV}$  are applied with the inputs externally shorted together. The maximum change of the ADC offset voltage is recorded versus the change in common-mode test voltage. Equation 4 shows how CMRR (dc) is computed.

$$\text{CMRR (dc) (dB)} = 20 \times \log(\Delta V_{\text{CM}} / \Delta V_{\text{OS}}) \quad (4)$$

where:

- $\Delta V_{\text{CM}}$  = Change of dc common-mode test voltage
- $\Delta V_{\text{OS}}$  = Change of corresponding offset voltage

For the measurement of CMRR (ac), an ac common-mode signal is applied at various test frequencies at 95% full-scale range. An FFT is computed from the ADC data with the common-mode signal applied. As shown in Equation 5, the nine largest amplitude spurious frequencies in the frequency spectrum are summed as powers and related to the amplitude of the common-mode test signal.

$$\text{PSRR (ac) (dB)} = 20 \times \log(V_{\text{CM}} / V_{\text{O}}) \quad (5)$$

where:

- $V_{\text{CM}}$  (RMS) = Common-mode input signal amplitude
- $V_{\text{O}}$  (RMS) = Root-sum-square amplitude of spurious frequencies =  $\sqrt{(V_0^2 + V_1^2 + \dots V_8^2)}$

## 6.7 PSRR Measurement

Power-supply rejection ratio (PSRR) specifies the ability of the ADC to reject power-supply interference. PSRR is expressed as ac and dc parameters. For measurement of PSRR (dc), the power-supply voltage is changed over the range of minimum, nominal, and maximum specified voltages with the inputs externally shorted together. The maximum change of ADC offset voltage is recorded versus the change in power-supply voltage. PSRR (dc) is computed as shown in Equation 6 as the ratio of change of the power-supply voltage step to the change of offset voltage.

$$\text{PSRR (dc) (dB)} = 20 \times \log(\Delta V_{\text{PS}} / \Delta V_{\text{OS}}) \quad (6)$$

where:

- $\Delta V_{\text{PS}}$  = Change of power-supply voltage
- $\Delta V_{\text{OS}}$  = Change of offset voltage

For the measurement of PSRR (ac), the power-supply voltage is modulated by a 100mVpp (35mV<sub>RMS</sub>) signal at various test frequencies. An FFT of the ADC data with power-supply modulation is performed. As shown in Equation 7, the nine largest amplitude spurious frequencies in the frequency spectrum are summed as powers and related to the amplitude of the power-supply modulation signal.

$$\text{PSRR (ac) (dB)} = 20 \times \log(V_{\text{PS}} / V_{\text{O}}) \quad (7)$$

where:

- $V_{\text{PS}}$  (RMS) = 100mV ac power-supply modulation signal
- $V_{\text{O}}$  (RMS) = Root-sum-square amplitude of spurious frequencies =  $\sqrt{(V_0^2 + V_1^2 + \dots V_8^2)}$



## 6.8 SNR Measurement

Signal-to-noise ratio (SNR) is a measure of noise performance with a full-scale ac input signal. For the SNR measurement, a  $-0.2\text{dBFS}$ , 1kHz test signal is used with  $V_{\text{CM}}$  equal to the mid-supply voltage. As shown in Equation 8, SNR is the ratio of the rms value of the input signal to the root-sum-square of all other frequency components derived from the FFT result of the ADC output samples. DC and harmonics of the original signal are excluded from the SNR calculation. In a test case where an FFT window function is used because of non-coherent sampling, the spectral leakage of adjacent frequency bins surrounding dc, the original signal and signal harmonics are removed to calculate SNR.

$$\text{SNR (dB)} = 20 \times \log(V_{\text{IN}} / e_n) \quad (8)$$

where:

- $V_{\text{IN}}$  = Input test signal
- $e_n$  = Root-sum-square of frequency components excluding dc and signal harmonics

## 6.9 INL Error Measurement

Integral nonlinearity (INL) error specifies the linearity of the ADC dc transfer function. INL is measured by applying a series of dc test voltages along a straight line computed from the slope and offset transfer function of the ADC. INL is the difference between a set of dc test voltages [ $V_{\text{IN}(N)}$ ] to the corresponding set of output voltages [ $V_{\text{OUT}(N)}$ ]. Equation 9 shows the *end-point method* of calculating INL error.

$$\text{INL (ppm of FSR)} = \text{maximum absolute value of INL test series } [10^6 \times (V_{\text{IN}(N)} - V_{\text{OUT}(N)}) / \text{FSR}] \quad (9)$$

where:

- $N$  = Index of dc test voltage
- [ $V_{\text{IN}(N)}$ ] = Set of test voltages over the range  $-95\%$  to  $95\%$  of FSR
- [ $V_{\text{OUT}(N)}$ ] = Set of corresponding ADC output voltages
- FSR (full-scale range) =  $2 \times V_{\text{REF}}$  (1x input range) or  $4 \times V_{\text{REF}}$  (2x input range)

The INL *best-fit method* uses a least-squared error (LSE) calculation to determine a new straight line to minimize the root-sum-square of the INL errors above and below the original end-point line.

## 6.10 THD Measurement

Total harmonic distortion (THD) specifies the dynamic linearity of the ADC with an ac input signal. For the THD measurement, a  $-0.2\text{dBFS}$ , 1kHz differential input signal with  $V_{\text{CM}}$  equal to the mid-supply voltage is applied. A sufficient number of data points are collected to yield an FFT result with frequency bin widths of 5Hz or less. The 5Hz bin width reduces the noise in the harmonic bins for consistent THD measurements. As shown in Equation 10, THD is calculated as the ratio of the root-sum-square amplitude of harmonics to the input signal amplitude.

$$\text{THD (dB)} = 20 \times \log(V_{\text{H}} / V_{\text{IN}}) \quad (10)$$

where:

- $V_{\text{H}}$  = Root-sum-square of harmonics:  $\sqrt{(V_2^2 + V_3^2 + \dots + V_n^2)}$ , where  $V_n$  = Ninth harmonic voltage
- $V_{\text{IN}}$  = Input signal fundamental

## 6.11 SFDR Measurement

Spurious-free dynamic range (SFDR) is the ratio of the rms value of a single-tone ac input to the highest spurious signal in the ADC frequency spectrum. SFDR measurement includes harmonics of the original signal. For the SFDR measurement, a  $-0.2\text{dBFS}$ , 1kHz input signal with  $V_{\text{CM}}$  equal to the mid-supply voltage is applied. As shown in Equation 11, SFDR is the ratio of the rms values of the input signal to the single highest spurious signal, including harmonics of the original signal.

$$\text{SFDR (dB)} = 20 \times \log(V_{\text{IN}} / V_{\text{SPUR}}) \quad (11)$$

where:

- $V_{IN}$  = Input test signal
- $V_{SPUR}$  = Single highest spurious level

## 6.12 Noise Performance

Delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) are based on the principle of oversampling. The input signal of a  $\Delta\Sigma$  ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between modulator frequency and output data rate is called the oversampling ratio (OSR). By increasing the OSR, and thus reducing the output data rate, the noise performance of the ADC can be optimized. In other words, the input-referred noise drops when reducing the output data rate because more samples of the internal modulator are averaged to yield one conversion result.

The ADC provides four speed modes that allow trade-offs between ADC resolution, power consumption, and signal bandwidth. The modes are speed mode 3, speed mode 2, speed mode 1 and speed mode 0, with decreasing orders of device power consumption.

The digital filter provides the options of sinc3, sinc4, and sinc4 + sinc1 configurations. The sinc3 and sinc4 filters offer data rates up to 1.066MSPS in speed mode 3, up to 533kSPS in speed mode 2, up to 133kSPS in speed mode 1 and up to 66.67kSPS in speed mode 0. The device also offers custom 20SPS and 25SPS filter modes with simultaneous 50Hz/60Hz rejection.

[Table 6-1](#) through [Table 6-3](#) summarize the noise performance and resulting effective resolution of the various filter modes.

The data shown are typical input-referred noise results ( $e_{n(RMS)}$ ) in units of  $\mu V_{RMS}$  with the analog inputs shorted together and are representative of typical performance at  $T_A = 25^\circ C$ . A minimum of 1,000 or 10 seconds of consecutive conversions (whichever occurs first) are used to measure RMS noise ( $e_{n(RMS)}$ ). Because of the statistical nature of noise, repeated noise measurements can yield higher or lower noise results.

[Equation 12](#) or [Equation 13](#) calculate effective resolution from the measured  $\mu V_{RMS}$  numbers, depending on the selected coding scheme.

$$\text{Effective Resolution}_{\text{Binary two's complement coding}} = \ln[(FSR / e_{n(RMS)}) / \ln(2)] \quad (12)$$

$$\text{Effective Resolution}_{\text{Unipolar straight binary coding}} = \ln[(0.5 \times FSR) / e_{n(RMS)}) / \ln(2)] \quad (13)$$

where:

- $FSR = 2 \times V_{REF} \times \text{Attenuation factor}$
- $e_{n(RMS)}$  = Noise voltage (RMS)

Note that all values in this section are generated using the  $\pm 10V$  input range, thus  $FSR = 20V$ .

Input-referred noise ( $e_n$ ) in units of  $\mu V_{PP}$  can be estimated as  $e_{n(PP)} = 6.6 \times e_{n(RMS)}$ . Use [Equation 14](#) or [Equation 15](#) to calculate noise-free resolution from the estimated  $\mu V_{PP}$  numbers, depending on the selected coding scheme.

$$\text{Noise-free Resolution}_{\text{Binary two's complement coding}} = \ln[FSR / e_{n(PP)}) / \ln(2)] \quad (14)$$

$$\text{Noise-free Resolution}_{\text{Unipolar straight binary coding}} = \ln[(0.5 \times FSR) / e_{n(PP)}) / \ln(2)] \quad (15)$$

When evaluating ADC noise performance, consider the effect of external components to the total noise performance. The noise performance of the ADC can be evaluated in isolation by selecting the input short test connection of the input multiplexer.

**Table 6-1. Sinc3 and Sinc4 Filter Noise Performance ( $V_{REF} = 2.5V$ , V20 variant)**

OSR	DATA RATE (kSPS)	NOISE ( $e_{n(RMS)}$ , $\mu V_{RMS}$ ) <sup>(1)</sup>		EFFECTIVE RESOLUTION $\pm 10V$ RANGE (Bits)	
		SINC3	SINC4	SINC3	SINC4
<b>SPEED MODE 3 (<math>f_{MOD} = 12.8MHz</math>)</b>					
12	1066.67	1501.4	533.6	13.7	15.2
16	800	697.6	347.4	14.8	15.8
24	533.33	331.5	261.0	15.9	16.2
32	400	252.3	225.2	16.3	16.4
64	200	170.6	160.2	16.8	16.9
128	100	120.6	112.2	17.3	17.4
256	50	85.8	79.7	17.8	17.9
512	25	60.2	56.6	18.3	18.4
1,024	12.50	43.0	40.0	18.8	18.9
2,048	6.25	30.6	28.5	19.3	19.4
4,000	3.20	22.1	20.6	19.8	19.9
8,000	1.60	15.7	14.8	20.3	20.4
16,000	0.80	11.6	10.8	20.7	20.8
26,667	0.48	9.3	8.8	21.0	21.1
32,000	0.40	8.5	8.1	21.2	21.2
96,000	0.13	5.8	5.7	21.7	21.7
160,000	0.08	5.1	4.7	21.9	22.0
<b>SPEED MODE 2 (<math>f_{MOD} = 12.8MHz</math>)</b>					
12	533.33	1490.5	483.3	13.7	15.3
16	400	664.6	283.5	14.9	16.1
24	266.67	282.3	206.8	16.1	16.6
32	200	203.5	176.9	16.6	16.8
64	100	134.3	124.2	17.2	17.3
128	50	93.6	86.9	17.7	17.8
256	25	66.5	62.0	18.2	18.3
512	12.50	47.1	44.0	18.7	18.8
1,024	6.25	33.4	31.2	19.2	19.3
2,048	3.13	23.4	22.0	19.7	19.8
4,000	1.60	16.9	15.8	20.2	20.3
8,000	0.80	11.9	11.2	20.7	20.8
16,000	0.40	8.6	8.1	21.2	21.2
26,667	0.24	6.8	6.4	21.5	21.6
32,000	0.20	6.3	5.9	21.6	21.7
96,000	0.07	3.9	3.7	22.3	22.4
160,000	0.04	3.1	3.0	22.6	22.7
<b>SPEED MODE 1 (<math>f_{MOD} = 1.6MHz</math>)</b>					
12	133.33	1479.1	440.0	13.7	15.5
16	100	643.4	225.8	14.9	16.4
24	66.67	242.7	151.1	16.3	17.0
32	50	158.2	129.5	16.9	17.2
64	25	97.6	91.0	17.6	17.7
128	12.50	68.9	63.9	18.1	18.3

**Table 6-1. Sinc3 and Sinc4 Filter Noise Performance (V<sub>REF</sub> = 2.5V, V20 variant) (continued)**

OSR	DATA RATE (kSPS)	NOISE (e <sub>n(RMS)</sub> , μV <sub>RMS</sub> ) <sup>(1)</sup>		EFFECTIVE RESOLUTION ±10V RANGE (Bits)	
		SINC3	SINC4	SINC3	SINC4
256	6.25	48.2	45.2	18.7	18.8
512	3.13	34.1	32.2	19.2	19.2
1,024	1.56	24.2	22.4	19.7	19.8
2,048	0.78	17.2	16.1	20.2	20.2
4,000	0.40	12.4	11.5	20.6	20.7
8,000	0.20	8.8	8.3	21.1	21.2
16,000	0.10	6.3	5.9	21.6	21.7
26,667	0.06	4.9	4.6	22.0	22.1
32,000	0.05	4.5	4.2	22.1	22.2
96,000	0.02	2.8	2.6	22.8	22.9
160,000	0.01	2.2	2.2	23.1	23.1
<b>SPEED MODE 0 (f<sub>MOD</sub> = 0.8MHz)</b>					
12	66.67	1471.0	431.4	13.7	15.5
16	50	641.5	222.1	14.9	16.5
24	33.33	237.7	145.1	16.4	17.1
32	25	154.5	125.1	17.0	17.3
64	12.50	94.3	87.6	17.7	17.8
128	6.25	65.9	62.0	18.2	18.3
256	3.13	46.5	43.7	18.7	18.8
512	1.56	33.0	30.8	19.2	19.3
1,024	0.78	23.3	21.9	19.7	19.8
2,048	0.39	16.6	15.5	20.2	20.3
4,000	0.20	11.9	11.1	20.7	20.8
8,000	0.10	8.4	7.9	21.2	21.3
16,000	0.05	6.1	5.5	21.7	21.8
26,667	0.03	4.7	4.3	22.0	22.1
32,000	0.03	4.4	4.0	22.1	22.2
96,000	0.01	2.7	2.5	22.8	23.0
160,000	0.01	2.1	2.0	23.2	23.2

(1) High OSR values can yield varying noise results because of the limits of 24-bit quantization:  $2.5V / 2^{23} = 0.298\mu V / \text{code}$ .

**Table 6-2. Sinc4 + Sinc1 Filter Noise Performance (V<sub>REF</sub> = 2.5V, V20 variant)**

OSR	DATA RATE (kSPS)	NOISE (e <sub>n(RMS)</sub> , μV <sub>RMS</sub> ) <sup>(1)</sup>	EFFECTIVE RESOLUTION ±10V RANGE (Bits)
<b>SPEED MODE 3 (f<sub>MOD</sub> = 12.8MHz)</b>			
64 (32 × 2)	200	194.1	16.7
128 (32 × 4)	100	151.1	17.0
256 (32 × 8)	50	110.5	17.5
512 (32 × 16)	25	80.0	17.9
1024 (32 × 32)	12.50	57.3	18.4
2048 (32 × 64)	6.25	40.8	18.9
4000 (32 × 125)	3.20	29.4	19.4
8000 (32 × 250)	1.60	21.0	19.9

**Table 6-2. Sinc4 + Sinc1 Filter Noise Performance ( $V_{REF} = 2.5V$ , V20 variant) (continued)**

OSR	DATA RATE (kSPS)	NOISE ( $e_n(RMS)$ , $\mu V_{RMS}$ ) <sup>(1)</sup>	EFFECTIVE RESOLUTION $\pm 10V$ RANGE (Bits)
16000 (32 × 500)	0.80	15.1	20.3
26656 (32 × 833)	0.48	11.9	20.7
32000 (32 × 1000)	0.40	11.1	20.8
96000 (32 × 3000)	0.13	7.1	21.4
160000 (32 × 5000)	0.08	6.2	21.6
<b>SPEED MODE 2 (<math>f_{MOD} = 6.4MHz</math>)</b>			
64 (32 × 2)	100	152.0	17.0
128 (32 × 4)	50	117.4	17.4
256 (32 × 8)	25	86.6	17.8
512 (32 × 16)	12.50	62.7	18.3
1024 (32 × 32)	6.25	44.3	18.8
2048 (32 × 64)	3.13	31.4	19.3
4000 (32 × 125)	1.60	22.7	19.8
8000 (32 × 250)	0.80	16.0	20.3
16000 (32 × 500)	0.40	11.5	20.7
26656 (32 × 833)	0.24	9.0	21.1
32000 (32 × 1000)	0.20	8.3	21.2
96000 (32 × 3000)	0.07	5.0	21.9
160000 (32 × 5000)	0.04	4.0	22.2
<b>SPEED MODE 1 (<math>f_{MOD} = 1.6MHz</math>)</b>			
64 (32 × 2)	25	110.7	17.5
128 (32 × 4)	12.50	85.9	17.8
256 (32 × 8)	6.25	63.4	18.3
512 (32 × 16)	3.13	45.2	18.8
1024 (32 × 32)	1.56	32.5	19.2
2048 (32 × 64)	0.78	23.0	19.7
4000 (32 × 125)	0.40	16.5	20.2
8000 (32 × 250)	0.20	11.8	20.7
16000 (32 × 500)	0.10	8.4	21.2
26656 (32 × 833)	0.06	6.5	21.6
32000 (32 × 1000)	0.05	6.0	21.7
96000 (32 × 3000)	0.02	3.6	22.4
160000 (32 × 5000)	0.01	2.8	22.8
<b>SPEED MODE 0 (<math>f_{MOD} = 0.8MHz</math>)</b>			
64 (32 × 2)	12.50	107.2	17.5
128 (32 × 4)	6.25	82.4	17.9
256 (32 × 8)	3.13	60.8	18.3
512 (32 × 16)	1.56	43.7	18.8

**Table 6-2. Sinc4 + Sinc1 Filter Noise Performance ( $V_{REF} = 2.5V$ , V20 variant) (continued)**

OSR	DATA RATE (kSPS)	NOISE ( $e_n(RMS)$ , $\mu V_{RMS}$ ) <sup>(1)</sup>	EFFECTIVE RESOLUTION $\pm 10V$ RANGE (Bits)
1024 (32 × 32)	0.78	31.2	19.3
2048 (32 × 64)	0.39	22.3	19.8
4000 (32 × 125)	0.20	16.0	20.3
8000 (32 × 250)	0.10	11.4	20.7
16000 (32 × 500)	0.05	8.1	21.2
26656 (32 × 833)	0.03	6.3	21.6
32000 (32 × 1000)	0.03	5.8	21.7
96000 (32 × 3000)	0.01	3.5	22.5
160000 (32 × 5000)	0.01	2.7	22.8

(1) High OSR values can yield varying noise results because of the limits of 24-bit quantization:  $2.5V / 2^{23} = 0.298\mu V / \text{code}$ .

Table 6-3 summarize the noise performance and effective resolution of the custom 20SPS and 25SPS filter modes with simultaneous 50Hz/60Hz rejection.

**Table 6-3. 20SPS Filter and 25SPS Filter Noise Performance ( $V_{REF} = 2.5V$ , V20 variant)**

SPEED MODE	$f_{MOD}$ (MHz)	DATA RATE (SPS)	NOISE ( $e_n(RMS)$ , $\mu V_{RMS}$ )	EFFECTIVE RESOLUTION $\pm 10V$ RANGE (Bits)
3	12.8	20	4.7	22.0
2	6.4	20	3.6	22.4
1	1.6	20	4.9	22.0
0	0.6	20	6.6	21.5
3	12.8	25	4.5	22.1
2	6.4	25	3.5	22.5
1	1.6	25	4.7	22.0
0	0.6	25	6.1	21.6

### 6.13 TUE (Total Unadjusted Error) Measurement

TUE (Total Unadjusted Error) defines the maximum deviation between the actual and the ideal transfer functions without performing any system-level calibration for gain or offset errors. TUE provides a single, worst-case accuracy number for the device or system. As shown in Equation 16, TUE is the ratio of the measured error (delta between the measurement and the expected value) and the full scale input range FSR of the device in %. If only a subsection of the full range is utilized in a specific application, a reduced range can be used in Equation 16 to calculate TUE for this particular system.

$$\text{TUE (\%FSR)} = (V_{\text{Measured}} - V_{\text{Ideal/Expected}}) / \text{FSR} \times 100 \quad (16)$$

where:

- $V_{\text{Measured}}$  = Measured output
- $V_{\text{Ideal/Expected}}$  = Calculated/expected/ideal measurement result
- FSR = full scale input range of the device, or alternatively a sub-range, selected according to the application

## 7 Detailed Description

### 7.1 Overview

The ADS125H18 is a multiplexed, high voltage, high performance, 24 bit delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC) offering an excellent combination of dc accuracy and ac precision. The device is optimized to provide high resolution with low power consumption.

The ADS125H18 is designed for factory automation and process control applications, including PLC and DCS modules. The ADS125H18 reduces overall system cost and design burden and maintains a high level of accuracy. The ADS125H18 offers the following system benefits:

- High input voltage range with a single 5V power supply.
- Verified minimum 1M $\Omega$  input impedance.
- High channel count.
- Reduced calibration costs.

The [Functional Block Diagram](#) shows the features of the ADS125H18.

Each input comprises a high-impedance voltage divider with integrated precision matched resistors to scale down the input voltage to the input range of the ADC.

Following the input multiplexer (Mux), the device features two high-impedance, rail-to rail input buffer for the positive and negative ADC input.

The delta-sigma modulator produces low-resolution, high-frequency data proportional to the signal magnitude. Noise shaping within the modulator shifts the quantization noise of the low-resolution data to an out-of-band frequency range where the noise is removed by the digital filter. The noise remaining within the pass band is white, which is reduced by the digital filter. The digital filter simultaneously decimates and filters the modulator data to provide the high-resolution final output data. The modulator is a third-order, multibit delta-sigma design that measures the differential input signal,  $V_{IN} = (V_{AINP} - V_{AINN})$ , against the differential reference,  $V_{REF} = (V_{REFP} - V_{REFN})$ .

The digital filter offers several filter configurations: sinc3, sinc4, the option of a cascaded sinc1 stage following the sinc4 (sinc4 + sinc1), and a 50/60Hz notch filter option, allowing optimization between noise performance and latency. Programmable oversampling ratio (OSR) and four speed modes allow optimized choices of bandwidth, resolution, and device power consumption.

The ADS125H18 is equipped with a channel sequencer that automatically steps through the configured multiplexer inputs, selects them for measurement, and starts ADC conversions. The device also features a FIFO (first-in, first-out) buffer to store ADC conversion results and status information until the host controller is ready to read data from the device.

The SPI-compatible serial interface is used to configure the device and read conversion data. The interface features daisy-chaining capability for convenient connection of multichannel systems. Integrated cyclic redundancy check (CRC) error monitoring improves system-level reliability.

The main clock for the ADS125H18 is either provided by the internal 25.6MHz oscillator or by an external clock provided at the CLKIN pin. The START pin synchronizes the digital filter process. The  $\overline{\text{RESET}}$  pin resets the ADC.  $\overline{\text{DRDY}}$  is the conversion data-ready output signal.

Supply voltage AVDD powers the input buffers, input sampling switches and the modulator via an internal regulator (CAPA). Supply voltage IOVDD is the digital I/O voltage that also powers the digital core via an internal regulator (CAPD). The internal regulators minimize overall power consumption and provide consistent levels of performance.


Several monitoring and diagnostic features are integrated in the device to mitigate and detect random hardware faults to aid in the development of functionally safe systems, such as:

- Supply and voltage reference undervoltage monitors
- Supply and voltage reference readback capability through the ADC
- Open-wire detection current source and sink

- Modulator overrange monitor
- Integrated temperature sensor
- Integrated Test DAC for generating test voltages to diagnose the ADC and the input multiplexer
- Cyclic redundancy check (CRC) on the SPI to achieve high data integrity for the communication
- Page or register access fault monitor
- FIFO overflow and underflow monitor
- FIFO CRC failure detector
- FIFO depth indicator
- Register and memory map CRC
- ADC conversion and sequence counters

The device offers up to eight GPIOs with logic levels based on AVDD (analog GPIOs: AGPIO0 through AGPIO7), and up to four GPIOs with logic levels based on IOVDD (GPIO0 through AGPIO3). GPIO0 can alternatively be configured as a START input, GPIO1 is configured as a  $\overline{\text{DRDY}}$  output by default, GPIO2 can be configured as a CLKIN input, and GPIO3 can be configured as a FAULT output.

## 7.2 Functional Block Diagram





## 7.3 Feature Description

### 7.3.1 Voltage Divider and Input Multiplexer

The ADS125H18 has 17 voltage input pins, AIN0 to AIN15 and VINCOM. Each pin connects to a resistive voltage divider and the internal multiplexer. The multiplexer enables these inputs to be configured as input pairs. The multiplexer output connects to the input of the integrated true rail-to-rail buffers. The ADS125H18 can have up to 16 active channels. The ADS125H18 can be set up to have sixteen single-ended inputs, eight fully differential inputs or a combination of single-ended and differential inputs. When the channel auto-sequencer is enabled, the channels are automatically sequenced in the order given by the sequencer configuration. See the [Channel Auto-Sequencer](#) section for details.

The simplified circuit of [Figure 7-1](#) represents the analog input structure including resistive voltage divider, input multiplexer, ESD diodes and rail-to rail input buffer.

The voltage dividers at the analog inputs AIN0 to AIN15 exhibit resistor ratios as shown in [Table 7-1](#) for the device variants ADS125H18-V12, ADS125H18-V20 and ADS125H18-V40. The voltage dividers consist of precision matched resistors that enable an input voltage range as shown in [Table 7-1](#) from a single 5V power supply.


**Table 7-1. Resistive Voltage Divider Implementation and Input Range, Vref = 2.5V**

DEVICE VARIANT	R1	R2 = R3	ATTENUATION FACTOR	ABSOLUTE INPUT VOLTAGE RANGE
V12	1.125MΩ	375kΩ	7	±12.5V
V20		250kΩ	10	±20.5V
V40		125kΩ	19	±40.5V

The input multiplexer controls which signals are routed to the positive and negative inputs of the ADC in each sequence step. Configure the input multiplexer using the STEPx\_AIN[4:0] bits (x = 0 to 31), as well as the STEPx\_SYS\_MON[3:0] bits (x = 0 to 31).

The input multiplexer allows the following inputs to be connected to the ADC:

- Any of the sixteen analog inputs, AIN0 to AIN15, in single-ended measurement configuration when AINCOM is selected as the negative multiplexer input. The input voltage is measured with reference to the RESN pin voltage.
- Selected pairs of the sixteen analog inputs, AIN0 to AIN15, in differential measurement configuration when one input is connected to the positive ADC input and the other input to the negative ADC input. The differential inputs are paired together in the following pairs: AIN0 and AIN1, AIN2 and AIN3, AIN4 and AIN5, AIN6 and AIN7, AIN8 and AIN9, AIN10 and AIN11, AIN12 and AIN13, and AIN14 and AIN15.
- Internal short to AVSS. Use this setting for self-offset calibration of the ADC. Use the STEPx\_SYS\_MON[3:0] bits (x = 0 to 31) to select the internal short.
- Any of the internal system monitors such as the analog supply (AVDD-AVSS)/3, the digital supply (IOVDD-DGND)/3, internal subregulated supplies (CAPA-AVSS) or (CAPD-AVSS), or the reference voltage (REFP-REFN)/3. Use the STEPx\_SYS\_MON[3:0] bits (x = 0 to 31) to select the system monitors.
- Internal temperature sensor. Select the internal temperature sensor using the STEPx\_SYS\_MON[3:0] bits (x = 0 to 31).
- DC test signal provided by the Test DAC. Select the Test DAC signal using the STEPx\_TDAC\_VAL[4:0] and STEPx\_TDAC\_SEL[4:0] bits (x = 0 to 31).



**Figure 7-1. Voltage Divider and Input Multiplexer**


Table 7-2 shows the switch configurations of the input multiplexer circuit depicted in Figure 7-1.

**Table 7-2. Input Multiplexer Configurations**


STEP <sub>x</sub> _INP[4:0] (x = 0 to 31)	SWITCH	DESCRIPTION
0000b	S <sub>1</sub>	Select AIN0-RESN
00001b	S <sub>3</sub>	Select AIN1-RESN
00010b	S <sub>5</sub>	Select AIN2-RESN
00011b	S <sub>7</sub>	Select AIN3-RESN
...	...	...
01110b	S <sub>29</sub>	Select AIN14-RESN
01111b	S <sub>31</sub>	Select AIN15-RESN
10000b	S <sub>xx</sub>	Select AIN0-AIN1
10001b	S <sub>xx</sub>	Select AIN2-AIN3
10020b	S <sub>xx</sub>	Select AIN4-AIN5
10011b	S <sub>xx</sub>	Select AIN6-AIN7
10100b	S <sub>xx</sub>	Select AIN8-AIN9
10101b	S <sub>xx</sub>	Select AIN10-AIN11
10110b	S <sub>xx</sub>	Select AIN12-AIN13
10111b	S <sub>xx</sub>	Select AIN14-AIN15
all other codes	N/A	All switches open

The analog input of the ADC is differential, with the input defined as a difference voltage:  $V_{IN} = V_{AINP} - V_{AINN}$ , where AINP and AINN represent any selected pair of the analog inputs. For best performance, drive the input with a differential signal with the common-mode voltage centered to mid-supply  $(AVDD + AVSS) / 2$ .

The ADC can accept either unipolar or bipolar input signals by configuring AVDD and AVSS accordingly. [Unipolar Differential Input Signal](#) shows an example of a differential signal with the supplies configured to unipolar operation. Symmetric input voltage headroom is available when the common-mode voltage is at mid-supply  $(AVDD / 2)$ . Use AVDD = 5 V and AVSS = 0V for unipolar operation (AVDD can be reduced to 3V in the lower speed modes). [Bipolar Differential Input Signal](#) shows an example of a differential signal configured for bipolar operation. The common-mode voltage of the signal is normally at 0V. Use AVDD and AVSS = ±2.5V for bipolar operation (AVDD and AVSS can be reduced to ±1.5V in the lower speed modes).



**Figure 7-2. Unipolar Differential Input Signal**




**Figure 7-3. Bipolar Differential Input Signal**

In both bipolar and unipolar power-supply configurations, the ADC can accept single-ended input signals by tying the AINN input to AVSS or ground, or to mid-supply. However, because AINN is now a fixed voltage, the voltage range of the ADC is limited by the input swing range of AINP ( $\pm 2.5V$  or 0V to 5V for a 5V supply).

### 7.3.2 Input Range

The input range for the analog voltage input pins AIN0 to AIN15 is based on the reference voltage  $V_{REF}$ , the full-scale range of the ADC, and the scaling factor of the resistor divider stage.



**Figure 7-4. Input Range Scaling**

Table 7-3 shows the attenuation factor based on the resistive divider ratio given in Table 7-1 for each of the device variants ADS125H18-V12, ADS125H18-V20 and ADS125H18-V40. The differential full-scale range (FSR), the specified differential input voltage range (where accuracy is verified) and the recommended absolute input voltage (referred to AVSS) are also shown in Table 7-3.

**Table 7-3. Input Range Specifications, Vref = 2.5V**

DEVICE VARIANT	INPUT PINS	ATTENUATION FACTOR	DIFFERENTIAL FSR <sup>(1)</sup> $V_{IN} = V_{AINX} - V_{AINY}$	SPECIFIED DIFFERENTIAL INPUT VOLTAGE	RECOMMENDED ABSOLUTE INPUT VOLTAGE W.R.T. AVSS (AVSS = 0V)
V12	AIN0 to AIN15	7	±17.5 V	±12 V	±12.5 V
V20	AIN0 to AIN15	10	±25.0 V	±20 V	±20.5 V
V40	AIN0 to AIN15	19	±47.5 V	±40 V	±40.5 V

(1) FSR = ±  $V_{REF}$  × Attenuation Factor.

### 7.3.3 ADC Reference Voltage

A reference voltage is required for operation. The reference voltage input is differential, defined as:  $V_{REF} = V_{REFP} - V_{REFN}$ , as applied to the REFP and REFN inputs. The reference voltage is provided internally by the internal reference, or externally at the external reference input pins REFP and REFN.

Figure 7-5 shows the block diagram of the reference input and the reference multiplexer. Use the STEP<sub>x</sub>\_REF\_SEL bit to select the internal reference or the external reference inputs for each sequence step. When any of the system monitors (except the internal short) is selected as an input during a sequence step, the internal reference is selected and the STEP<sub>x</sub>\_REF\_SEL bit is ignored for this step.

If the internal reference is selected for any sequence step (enabled or disabled), or if a system monitor other than the internal short is selected for any sequence step, then the internal reference is enabled and available at



**7.3.4.1 AVDD and AVSS**

AVDD and AVSS power the analog circuitry of the device. The ADS125H18 can be configured either for bipolar input operation (such as using  $\pm 2.5V$  power supplies), or for unipolar input operation (such as AVDD = 5V and AVSS = DGND). Use a parallel combination of  $1\mu F$  and  $0.1\mu F$  bypass capacitors across the AVDD supply voltage and the AVSS pin, with a  $3\Omega$  series resistor placed in series between the capacitors and the AVDD pin. Place the resistor and capacitors as close as possible to the AVDD pin.

Table 7-4 shows examples of AVDD and AVSS power-supply configurations.

**Table 7-4. AVDD and AVSS Power-Supply Configuration Examples (All Voltages with Respect to DGND)**

SUPPLY CONFIGURATION	SPEED MODE 3 or SPEED MODE 2		SPEED MODE 1 or SPEED MODE 0	
	AVDD	AVSS	AVDD	AVSS
Unipolar	5V	0V	3V to 5V	0V
Bipolar	2.5V	-2.5V	1.5V to 2.5V	-1.5V to -2.5V

**7.3.4.2 IOVDD**

IOVDD is the digital I/O supply voltage pin for the device. IOVDD is internally regulated to 1.25V to supply power to the digital core. Bypass IOVDD to DGND with a parallel combination of  $1\mu F$  and  $0.1\mu F$  capacitors. The voltage level of IOVDD is independent of the analog supply configuration.


**7.3.4.3 CAPA and CAPD**

CAPA and CAPD are the output voltages of the internal analog and digital voltage regulators. The regulators are used to reduce the supply voltage to operate internal sub-circuits and are not designed to drive external loads. CAPA is the analog regulator voltage output and is powered from AVDD. The output voltage is 1.6V with respect to AVSS. Bypass CAPA with a  $1\mu F$  capacitor to AVSS. CAPD is the digital regulator voltage output, powered from IOVDD. The regulator output is 1.25V with respect to DGND. Bypass CAPD with a  $1\mu F$  capacitor to DGND.

**7.3.4.4 Power-On Reset (POR)**

The ADC uses power-supply monitors to detect power-up and supply brownout events. Power-up or power-cycling of the IOVDD digital supply results in device reset. Power-up or power-cycling of the analog power supplies does not reset the ADC.

Figure 7-6 shows the digital power-on thresholds of the IOVDD and the internal CAPD voltages. When the voltages are below the respective thresholds, the ADC is reset (using an internal POR signal) and the AVDD\_UVn flag is set to 0b indicating a brownout condition. At power-up, AVDD\_UVn flag is set to 0b and  $\overline{DRDY}$  later transitions high when the SPI is ready for communication. Once the device is ready for SPI communication, write 1b to clear the AVDD\_UVn flag.



**Figure 7-6. Digital Supply Threshold**

Figure 7-7 shows the power-on thresholds of the analog power supplies. Three monitors are used for four analog supply voltage conditions (AVDD – DGND), (AVDD – AVSS), and (CAPA – AVSS). Valid conversion data are available after all power supplies and the reference voltage are stabilized after power-on. The AVDD\_UVn bit of the ADC\_REF\_STATUS register sets to 0b when any analog power voltage falls below the respective threshold. Write 1b to clear the bit to detect the next analog supply low-voltage condition. Power cycling the analog power supplies does not reset the ADC. Because a low voltage on the IOVDD supply also resets the internal analog LDO (CAPA), the analog low-voltage flag (AVDD\_UVn) is also set.




Figure 7-7. Analog Supply Threshold

### 7.3.5 Clock Operation

The ADS125H18 requires a main clock (CLK) for the ADC to operate. As shown in Figure 7-8, the clock to the ADC is provided in one of two ways:

- By the internal 25.6MHz oscillator, or
- By an external clock on the GPIO2/CLKIN pin

The CLK\_SEL bit selects the clock source for the ADC. At device power-up or after device reset, the internal oscillator is selected as the clock source by default.

A clock divider divides the external clock frequency  $f_{CLKIN}$  by a factor of one, two, eight or sixteen to create the main clock frequency  $f_{CLK}$ , as shown in Figure 7-8. Use the CLK\_DIV[1:0] bits to configure the clock divider. See the [External Clock](#) section for details.

The frequency of the internal oscillator automatically scales to the speed mode operation as selected by the SPEED\_MODE[1:0] bits. See the [Internal Oscillator](#) section for details.

The modulator clock of the delta-sigma ADC is derived from the main clock. A clock divider divides the main clock frequency ( $f_{CLK}$ ) by a factor of two to create the modulator frequency ( $f_{MOD} = f_{CLK} / 2$ ) with a duty cycle of 50%.




Figure 7-8. Clock Block Diagram

The nominal value of  $f_{CLK}$  is 25.6MHz in speed mode 3, 12.8MHz in speed mode 2, 3.2MHz in speed mode 1 and 1.6MHz in speed mode 0. [Table 7-5](#) shows the nominal clock frequencies for the respective speed modes and the corresponding data rates at the minimum OSR setting.

**Table 7-5. ADC Clock Frequency**

SPEED_MODE[1:0] bits	SPEED MODE	NOMINAL CLOCK FREQUENCY (MHz)	MAXIMUM RATED DATA RATE (kSPS)
11b	Speed mode 3	25.6	1066.6
10b	Speed mode 2	12.8	533.3
01b	Speed mode 1	3.2	133.333
00b	Speed mode 0	1.6	66.67

Before changing the clock source using the CLK\_SEL bit, set the device in powerdown mode to prevent clock glitching during the clock switchover. When switching from an external clock source to the internal oscillator, keep the external clock running until after the device switched over to the internal main oscillator.

### 7.3.5.1 Internal Oscillator

At power-up and after reset, the ADC defaults to internal oscillator mode (CLK\_SEL bit = 0b). The frequency of the internal oscillator automatically scales to the selected speed mode operation, as shown in [Table 7-6](#). The CLK\_DIV[1:0] bits are ignored when the internal oscillator is selected as the clock source. Because of the clock jitter associated with the internal oscillator, only use the internal oscillator for dc signal measurements. AC signal measurements are not recommended when using the internal oscillator.

**Table 7-6. Internal Clock Frequency Settings**

SPEED_MODE[1:0] bits	SPEED MODE	$f_{OSC}$ (MHz), $f_{CLK}$ (MHz)	$f_{MOD}$
11b	Speed mode 3	25.6	12.8
10b	Speed mode 2	12.8	6.4
01b	Speed mode 1	3.2	1.6
00b	Speed mode 0	1.6	0.8

### 7.3.5.2 External Clock

To operate the ADC with an external clock, configure the GPIO2/CLKIN pin to a clock input using the GPIO2\_CFG[1:0] bits. Then program the CLK\_SEL bit to 1b and apply the clock signal to the CLK pin. The clock can be decreased from the nominal clock frequency to yield specific data rates. Configure the external clock divider as shown in [Table 7-7](#) using the CLK\_DIV[1:0] bits. However, the conversion noise when operating at the reduced clock frequency is the same as the higher clock frequency. Reducing the conversion noise is only possible by increasing the OSR value or changing the filter mode.

**Table 7-7. External Clock Divider Settings**

CLK_DIV[1:0]	DIVIDE BY	$f_{CLK}$ (MHz) for $f_{CLKIN} = 25.6\text{MHz}$	$f_{MOD}$ (MHz) for $f_{CLKIN} = 25.6\text{MHz}$
00b	1	25.6	12.8
01b	2	12.8	6.4
10b	8	3.2	1.6
11b	16	1.6	0.8


Clock jitter results in timing variations in the modulator sampling that leads to degraded SNR performance. A low-jitter clock is essential to meet data sheet SNR performance. For example, with a 200kHz signal frequency, an external clock with < 10ps (rms) jitter is required. For lower signal frequencies, the clock jitter requirement can be relaxed by -20dB per decade of signal frequency. For example, with  $f_{IN} = 20\text{kHz}$ , a clock with 100ps jitter can be used. Many types of RC oscillators exhibit high levels of jitter and must be avoided for ac signal



measurements. Instead, use a crystal-based clock oscillator as the clock source. Avoid ringing on the clock input. A series resistor placed at the output of the clock buffer often helps reduce ringing.

### 7.3.6 Modulator

The ADS125H18 uses a switched-capacitor, third-order, single-loop modulator with a 5-bit internal quantizer. This modulator topology achieves excellent noise and linearity performance while consuming very low power. As with most high-order modulators driven by high amplitude out-of-band signals, modulator saturation can occur. When saturated, the in-band signal still converts, however the noise floor increases. Figure 7-9 illustrates the amplitude limit of out-of-band signals to avoid modulator saturation. The limit of dc and in-band signal amplitudes are 1dB above standard full scale.



**Figure 7-9. Amplitude Limit to Avoid Modulator Saturation**


Modulator saturation is indicated by the MOD\_OVR\_FAULTn bit of the ADC\_REF\_STATUS register. The modulator saturation status is latched during the conversion period and is cleared by writing 1b to the register bit. Modulator saturation resulting from out-of-band signals can be avoided by using an antialias filter at the ADC inputs.

### 7.3.7 Digital Filter

The digital filter averages and decimates the low-resolution, high-speed data from the modulator to produce high-resolution, low-speed output data. The programmable oversampling ratio (OSR) determines the amount of filtering that affects the signal bandwidth and conversion noise, and the output data rate through decimation. The output data rate is defined by:  $f_{DATA} = f_{MOD} / OSR$ .

The digital filter is a cascaded-integrator-comb (CIC) topology that minimizes the delay (latency) as the conversion data propagates through the filter. The CIC filter is otherwise known as a sinc filter because of the characteristic  $\text{sinc}/x$  (sinc) frequency response. The short latency time makes the filter designed for fast acquisition of dc signals or for use in control loops.

As shown in Figure 7-10, the device offers programmable OSR and several filter configurations: sinc3, sinc4, the option of a cascaded sinc1 stage following the sinc4 (sinc4 + sinc1), and a 50/60Hz notch filter option. The configurations of the digital filter allow trade-offs between acquisition time, noise performance, and line-cycle rejection.



**Figure 7-10. Digital Filter Block Diagram**

The available filter options are:

- Sinc3 only with variable OSR from 12 to 160,000 (STEP<sub>x</sub>\_FLTR\_MODE = 1b)
- Sinc4 only with variable OSR from 12 to 160,000 (STEP<sub>x</sub>\_FLTR\_MODE = 0b)
- Sinc4 with OSR = 32 followed by sinc1 with variable OSR from 2 to 5,000: For this option, the STEP<sub>x</sub>\_FLTR\_MODE bit that selects sinc3 or sinc4 is ignored because the sinc4 filter is always used in the first stage.
- Sinc4 with OSR = 40 followed by sinc1 with preset OSRs followed by a 50/60Hz Notch FIR filter: For this option, two data rates are available, i.e. a 20SPS data rate or a 25SPS data rate. See the [50/60Hz Notch Filters](#) section for details.

The ADS125H18 controls ADC conversion by means of a highly flexible channel auto-sequencer, see the [Channel Auto-Sequencer](#) section for details. The filter configuration is individually programmable for each sequence step. The OSR is set by the STEP<sub>x</sub>\_FLTR\_OSR[4:0] bits (x = 0 to 31) in the STEP<sub>x</sub>\_FLTR1\_CFG registers, and the order of the sinc filter (sinc3 or sinc4) is set by the STEP<sub>x</sub>\_FLTR\_MODE bit in the STEP<sub>x</sub>\_FLTR1\_CFG registers. See the [Configuring the Auto-Sequencer](#) section for details on how to configure the filter for each sequencer step individually.

[Equation 17](#) is the general expression of the sinc-filter frequency response. For single-stage sinc filter options (for example, the single-stage sinc3 or sinc4 filter), the second term is not used.


$$|H(f)| = \left| \frac{\sin \left[ \frac{A\pi f}{f_{\text{MOD}}} \right]}{A \sin \left[ \frac{\pi f}{f_{\text{MOD}}} \right]} \right|^n \cdot \left| \frac{\sin \left[ \frac{AB\pi f}{f_{\text{MOD}}} \right]}{B \sin \left[ \frac{A\pi f}{f_{\text{MOD}}} \right]} \right| \quad (17)$$

where:

- f = Signal frequency
- A = Stage 1 OSR
- B = Stage 2 OSR
- f<sub>MOD</sub> = f<sub>CLK</sub> / 2 = 12.8MHz (speed mode 3, nominal), 6.4MHz (speed mode 2, nominal), 1.6MHz (speed mode 1, nominal), 0.8MHz (speed mode 0 mode, nominal)
- n = Order of the stage 1 filter (3 or 4)

### 7.3.7.1 Digital Filter Latency

When starting or restarting conversions, the digital filter resets and requires a certain amount of time to provide settled output data. This time is called the latency time,  $t_{LATENCY}$ . The ADS125H18 hides the unsettled data internally and only indicate when settled conversion data are available, by means of a falling  $\overline{DRDY}$  edge or the  $\overline{DRDY}$  bit. Table 7-8 and Table 7-11 summarize the latency times for the various speed modes and digital filter settings. The latency times are measured from the rising  $\overline{CS}$  edge of the register write frame where the START bit is set to 1b in idle mode (or the assertion/rising edge of the START pin), to the first falling  $\overline{DRDY}$  edge. Because the  $\overline{CS}$  signal in the SPI clock domain is latched by the digital filter logic running on the modulator clock domain, the latency times provided have an uncertainty of  $\pm 1 t_{MOD}$ . The conversion period for the second and all subsequent conversions equals  $t_{DATA} = 1 / f_{DATA} = OSR / f_{MOD}$  as shown in Figure 7-11.



**Figure 7-11. Latency Time and Conversion Period**

The latency time increases in certain situations:

- when starting conversions from standby mode: adds 10 up to 33  $t_{MOD}$  (this can depend on the speed mode).
- when restarting ongoing conversions by writing to a register which restarts conversions: the conversion is stopped, and the user needs to write the START bit (or assert the START pin) to start the conversion again.

In addition, a programmable delay time can be added to delay the start of the conversion cycle after the START bit is set (or after the START pin rising edge). This delay time allows for settling of external components, such as the voltage reference after exiting standby mode, or for additional settling time when switching the signal through the multiplexer. The delay time is only added to the first conversion after a conversion start as shown in Figure 7-11, or at the beginning of every new sequence step when the sequencer is active. In sequencer operation, the programmable delay time can be configured independently for each individual sequence step. See the [Conversion-Start Delay Time](#) section for details on the programmable delay time.

See also the [Auto-Sequencer and  \$\overline{DRDY}\$  Behavior](#) section for more details on latency and settling when using the sequencer.

### 7.3.7.2 Sinc3 and Sinc4 Filters

The sinc filter averages and decimates the high-speed modulator data to produce high-resolution output data at reduced data rate. Increasing the OSR value decreases the data rate and simultaneously reduces signal bandwidth and conversion noise resulting from increased decimation and data averaging. Table 7-8 lists the sinc3 and sinc4 filter  $-3\text{dB}$  frequencies and latency times. The latency times (shown in  $\mu\text{s}$ ) are given for the nominal clock frequencies, and the values scale with the clock frequency.

**Table 7-8. Sinc3 and Sinc4 Filter Characteristics**

SPEED MODE	$f_{CLK}$ (MHz)	OSR	DATA RATE (kSPS)	$-3\text{dB}$ FREQUENCY (kHz)		LATENCY TIME ( $\mu\text{s}$ )	
				SINC3	SINC4	SINC3	SINC4
3	25.6	12	1066.67	279.5	242.3	3.9	4.8
2	12.8		533.33	139.7	121.2	7.7	9.6
1	3.2		133.33	34.9	30.3	30.9	38.4
0	1.6		66.67	17.5	15.1	61.9	76.9


**Table 7-8. Sinc3 and Sinc4 Filter Characteristics (continued)**

SPEED MODE	f <sub>CLK</sub> (MHz)	OSR	DATA RATE (kSPS)	-3dB FREQUENCY (kHz)		LATENCY TIME (μs)	
				SINC3	SINC4	SINC3	SINC4
3	25.6	16	800	209.6	181.8	4.8	6.1
2	12.8		400	104.8	90.9	9.6	12.1
1	3.2		100	26.2	22.7	38.4	48.4
0	1.6		50	13.1	11.4	76.9	96.9
3	25.6	24	533.33	139.7	121.2	6.7	8.6
2	12.8		266.67	69.9	60.6	13.4	17.1
1	3.2		66.67	17.5	15.1	53.4	68.4
0	1.6		33.33	8.7	7.6	106.9	136.9
3	25.6	32	400	104.8	90.9	8.6	11.1
2	12.8		200	52.4	45.4	17.1	22.1
1	3.2		50	13.1	11.4	68.4	88.4
0	1.6		25	6.6	5.7	136.9	176.9
3	25.6	64	200	52.4	45.4	16.1	21.1
2	12.8		100	26.2	22.7	32.1	42.1
1	3.2		25	6.6	5.7	128.4	168.4
0	1.6		12.5	3.3	2.8	256.9	336.9
3	25.6	128	100	26.2	22.7	31.1	41.1
2	12.8		50	13.1	11.4	62.1	82.1
1	3.2		12.5	3.3	2.8	248.4	328.4
0	1.6		6.25	1.6	1.4	496.9	656.9
3	25.6	256	50	13.1	11.36	61.1	81.1
2	12.8		25	6.55	5.68	122.1	162.1
1	3.2		6.25	1.64	1.42	488.4	648.4
0	1.6		3.13	0.82	0.71	976.9	1296.9
3	25.6	512	25	6.55	5.68	121.1	161.1
2	12.8		12.5	3.28	2.84	242.1	322.1
1	3.2		3.13	0.82	0.71	968.4	1288.4
0	1.6		1.56	0.41	0.35	1936.9	2576.9
3	25.6	1024	12.5	3.28	2.84	241.1	321.1
2	12.8		6.25	1.64	1.42	482.1	642.1
1	3.2		1.56	0.41	0.35	1928.4	2568.4
0	1.6		0.78	0.204	0.177	3856.9	5136.9
3	25.6	2048	6.25	1.638	1.42	481.1	641.1
2	12.8		3.13	0.82	0.711	962.1	1282.1
1	3.2		0.78	0.204	0.177	3848.4	5128.4
0	1.6		0.39	0.102	0.089	7696.9	10256.9
3	25.6	4000	3.2	0.838	0.727	938.6	1251.1
2	12.8		1.6	0.419	0.364	1877.1	2502.1
1	3.2		0.4	0.105	0.091	7508.4	10008.4
0	1.6		0.2	0.052	0.045	15016.9	20016.9
3	25.6	8000	1.6	0.419	0.364	1876.1	2501.1
2	12.8		0.8	0.21	0.182	3752.1	5002.1
1	3.2		0.2	0.052	0.045	15008.4	20008.4
0	1.6		0.1	0.026	0.023	30016.9	40016.9


**Table 7-8. Sinc3 and Sinc4 Filter Characteristics (continued)**

SPEED MODE	f <sub>CLK</sub> (MHz)	OSR	DATA RATE (kSPS)	-3dB FREQUENCY (kHz)		LATENCY TIME (μs)	
				SINC3	SINC4	SINC3	SINC4
3	25.6	16000	0.8	0.21	0.182	3751.1	5001.1
2	12.8		0.4	0.105	0.091	7502.1	10002.1
1	3.2		0.1	0.026	0.023	30008.4	40008.4
0	1.6		0.05	0.013	0.011	60016.9	80016.9
3	25.6	26667	0.48	0.126	0.109	6251.1	8334.5
2	12.8		0.24	0.063	0.055	12502.3	16669
1	3.2		0.06	0.016	0.014	50009.1	66675.9
0	1.6		0.03	0.008	0.007	100018.1	133351.9
3	25.6	32000	0.4	0.105	0.091	7501.1	10001.1
2	12.8		0.2	0.052	0.045	15002.1	20002.1
1	3.2		0.05	0.013	0.011	60008.4	80008.4
0	1.6		0.03	0.008	0.007	120016.9	160016.9
3	25.6	96000	0.13	0.034	0.03	22501.1	30001.1
2	12.8		0.07	0.018	0.016	45002.1	60002.1
1	3.2		0.02	0.005	0.005	180008.4	240008.4
0	1.6		0.008	0.002	0.002	360016.9	480016.9
3	25.6	160000	0.08	0.021	0.018	37501.1	50001.1
2	12.8		0.04	0.01	0.009	75002.1	100002.1
1	3.2		0.01	0.003	0.002	300008.4	400008.4
0	1.6		0.005	0.001	0.001	600016.9	800016.9

Figure 7-12 and Figure 7-13 show the sinc filter frequency response. The frequency response consists of a series of response nulls occurring at  $f_{DATA}$  and multiples thereof. At the null frequencies, the filter has zero gain. Figure 7-13 shows the folding of the frequency response starting at  $f_{MOD} / 2$ . No attenuation is provided by the filter at input frequencies near  $n \times f_{MOD}$  ( $n = 1, 2, 3$ , and so on).



**Figure 7-12. Sinc3 and Sinc4 Frequency Response**



**Figure 7-13. Sinc4 Frequency Response to  $f_{MOD}$  (OSR = 32)**

Table 7-9 shows the normal-mode rejection of a few selected filter settings for data rates equal to common line-cycle frequencies.

**Table 7-9. Normal-Mode Rejection**

SPEED MODE (1)	OSR	f <sub>DATA</sub> (SPS)	DIGITAL FILTER Response (dB)			
			2% CLOCK VARIATION		6% CLOCK VARIATION	
			SINC3 FILTER	SINC4 FILTER	SINC3 FILTER	SINC4 FILTER
1	96000	16.6̄	-100dB	-135dB	-72dB	-95dB
1	32000	50				
1	26667	60				
1	8000	200				
1	4000	400				

(1) Nominal clock frequency for each speed mode is used: f<sub>CLK</sub> = 25.6MHz (speed mode 3), 12.8MHz (speed mode 2), 3.2MHz (speed mode 1), 1.6MHz (speed mode 0).

If the ADC connection leads are in close proximity to industrial motors and conductors, coupling of 50Hz and 60Hz power line frequencies can occur. The coupled noise interferes with the signal voltage, and can lead to inaccurate or unstable conversions. The digital filter provides enhanced rejection of power-line coupled noise for data rates of 60 SPS and less. Program the filter to tradeoff data rate and conversion latency versus the desired level of line cycle rejection. [Table 7-10](#) summarizes the 50Hz and 60Hz line-cycle rejection based on ±1Hz tolerance of power-line to ADC clock frequency, and additional clock tolerance of 0% (e.g. external clock) and 1% (e.g. internal clock). Best possible power line rejection is provided by the high-order sinc filter and by using an accurate ADC clock.

**Table 7-10. 50Hz and 60Hz Line Cycle Rejection**

SPEED MODE (1)	OSR	Filter type	f <sub>DATA</sub> (SPS)	DIGITAL FILTER RESPONSE (dB)			
				50Hz ±1Hz		60Hz ±1Hz	
				CLOCK TOLERANCE: (2)			
				0%	1%	0%	1%
0	160000	Sinc4	5	-137.5	-126.1	-144.0	-131.0
0	160000	Sinc3	5	-103.1	-94.6	-108.0	-98.3
1	160000	Sinc4	10	-135.8	-122.1	-142.2	-126.5
1	160000	Sinc3	10	-101.8	-91.6	-106.7	-94.8
1	96000	Sinc4	16.6̄	-135.4	-121.2	-84.0	-83.3
1	96000	Sinc3	16.6̄	-101.6	-90.9	-63.0	-62.5
0	32000	Sinc4	25	-135.3	-121.0	-71.4	-71.3
0	32000	Sinc3	25	-101.5	-90.7	-53.5	-53.5
1	32000	Sinc4	50	-135.2	-120.8	-62.3	-61.1
1	32000	Sinc3	50	-101.4	-90.6	-46.7	-45.9
1	26667	Sinc4	60	-53.8	-52.1	-141.7	-125.0
1	26667	Sinc3	60	-40.4	-39.1	-106.3	-93.8
0	16000	Sinc4	50	-135.2	-120.8	-62.3	-61.1
0	16000	Sinc3	50	-101.4	-90.6	-46.7	-45.9

(1) Nominal clock frequency for each speed mode is used: f<sub>CLK</sub> = 25.6MHz (speed mode 3), 12.8MHz (speed mode 2), 3.2MHz (speed mode 1), 1.6MHz (speed mode 0).

(2) 0% clock tolerance corresponds to external clock, 1% clock tolerance corresponds to internal clock.

**7.3.7.3 Sinc4 + Sinc1 Cascade Filter**

For selected data rates, the sinc4 filter offers the option of a cascade sinc1 filter section. Compared to a single-stage sinc3 or sinc4 filter, cascading the sinc1 filter shortens latency time when operated at the same data rate. However, the sinc3 and sinc4 filters provide greater rejection of interference signals close to the notch frequencies because of the wide frequency-rejection range at the data rate frequency. When operated in cascade mode, the OSR of the sinc4 stage is fixed at 32 (OSR = A) and the decimation of the sinc1 stage (OSR

= B) determines the output data rate. The first stage of the cascade filter is fixed to sinc4, meaning the sinc filter configuration set by the STEP<sub>x</sub>\_FLTR\_MODE bit in the STEP<sub>x</sub>\_FLTR1\_CFG registers is ignored (where x = 0 to 31 for the sequence step). [Table 7-11](#) summarizes the cascade filter characteristics.

**Table 7-11. Sinc4 + Sinc1 Cascade Filter Characteristics**


SPEED MODE	f <sub>CLK</sub> (MHz)	OSR (A × B) <sup>(1)</sup>	DATA RATE (SPS)	-3dB FREQUENCY (Hz)	LATENCY TIME (μs)
3	25.6	64 (32 × 2)	200000	88320	13.60
2	12.8		100000	44160	27.10
1	3.2		25000	11040	108.40
0	1.6		12500	5520	216.90
3	25.6	128 (32 × 4)	100000	44160	18.60
2	12.8		50000	22080	37.10
1	3.2		12500	5520	148.40
0	1.6		6250	2760	296.90
3	25.6	256 (32 × 8)	50000	22080	28.60
2	12.8		25000	11040	57.10
1	3.2		6250	2760	228.40
0	1.6		3125	1380	456.90
3	25.6	512 (32 × 16)	25000	11040	48.60
2	12.8		12500	5520	97.10
1	3.2		3125	1380	388.40
0	1.6		1562.5	690	776.90
3	25.6	1024 (32 × 32)	12500	5520	88.60
2	12.8		6250	2760	177.10
1	3.2		1562.5	690	708.40
0	1.6		781.25	345	1416.90
3	25.6	2048 (32 × 64)	6250	2760	168.60
2	12.8		3125	1380	337.10
1	3.2		781.25	345	1348.40
0	1.6		390.63	172.5	2696.90
3	25.6	4000 (32 × 125)	3200	1413.12	321.10
2	12.8		1600	706.56	642.10
1	3.2		400	176.64	2568.40
0	1.6		200	88.32	5136.90
3	25.6	8000 (32 × 250)	1600	706.56	633.60
2	12.8		800	353.28	1267.10
1	3.2		200	88.32	5068.40
0	1.6		100	44.16	10136.90
3	25.6	16000 (32 × 500)	800	353.28	1258.60
2	12.8		400	176.64	2517.10
1	3.2		100	44.16	10068.40
0	1.6		50	22.08	20136.90
3	25.6	26656 (32 × 833)	480.19	212.052	2091.10
2	12.8		240.1	106.028	4182.10
1	3.2		60.02	26.505	16728.40
0	1.6		30.01	13.252	33456.90

**Table 7-11. Sinc4 + Sinc1 Cascade Filter Characteristics (continued)**

SPEED MODE	f <sub>CLK</sub> (MHz)	OSR (A × B) <sup>(1)</sup>	DATA RATE (SPS)	-3dB FREQUENCY (Hz)	LATENCY TIME (μs)
3	25.6	32000 (32 × 1000)	400	176.64	2508.60
2	12.8		200	88.32	5017.10
1	3.2		50	22.08	20068.40
0	1.6		25	11.04	40136.90
3	25.6	96000 (32 × 3000)	133.33	58.879	7508.60
2	12.8		66.67	29.441	15017.10
1	3.2		16.67	7.361	60068.40
0	1.6		8.33	3.679	120136.90
3	25.6	160000 (32 × 5000)	80	35.328	12508.60
2	12.8		40	17.664	25017.10
1	3.2		10	4.416	100068.40
0	1.6		5	2.208	200136.90

(1) A = OSR of the sinc4 first stage, B = OSR of the sinc1 second stage.

Figure 7-14 illustrates the frequency response of the sinc4 + sinc1 cascade filter for OSR = 26667 and 32000, representing f<sub>DATA</sub> = 50 SPS and 60 SPS in speed mode 1 operation. Nulls in the frequency response occur at n × f<sub>DATA</sub>, n = 1, 2, 3, and so on. At the null frequencies, the filter has zero gain. Assuming no ADC clock frequency error, the normal-mode rejection is 34dB (typical) over a ±2% signal frequency variation at the null frequencies.



**Figure 7-14. Sinc4 + Sinc1 Cascaded Filter Frequency Response**

Table 7-12 summarizes the 50Hz and 60Hz line-cycle rejection based on 2% (1Hz in 50Hz case) and 6% ratio tolerance of power-line to ADC clock frequency.

**Table 7-12. 50Hz and 60Hz Line Cycle Rejection for Cascade Filter**

SPEED MODE <sup>(1)</sup>	OSR	Filter type	f <sub>DATA</sub> (SPS)	DIGITAL FILTER RESPONSE (dB)			
				50Hz ±1Hz		60Hz ±1Hz	
				CLOCK TOLERANCE: <sup>(2)</sup>			
				0%	1%	0%	1%
0	160000 (32 × 5000)	Sinc4	5	-34.4	-31.5	-36.0	-32.8
1	160000 (32 × 5000)	Sinc4	10	-33.9	-30.5	-35.6	-31.6
1	96000 (32 × 3000)	Sinc4	16.6̄	-33.9	-30.3	-21.0	-20.8



**Table 7-12. 50Hz and 60Hz Line Cycle Rejection for Cascade Filter (continued)**

SPEED MODE (1)	OSR	Filter type	f <sub>DATA</sub> (SPS)	DIGITAL FILTER RESPONSE (dB)			
				50Hz ±1Hz		60Hz ±1Hz	
				CLOCK TOLERANCE: (2)			
				0%	1%	0%	1%
0	32000 (32 × 1000)	Sinc4	25	-33.8	-30.2	-17.8	-17.8
1	32000 (32 × 1000)	Sinc4	50	-33.8	-30.2	-15.6	-15.3
1	26656 (32 × 833)	Sinc4	60	-15.0	-14.7	-35.2	-31.2
0	16000 (32 × 500)	Sinc4	50	-33.8	-30.2	-15.6	-15.3

- (1) Nominal clock frequency for each speed mode is used: f<sub>CLK</sub> = 25.6MHz (speed mode 3), 12.8MHz (speed mode 2), 3.2MHz (speed mode 1), 1.6MHz (speed mode 0).  
(2) 0% clock tolerance corresponds to external clock, 1% clock tolerance corresponds to internal clock.

#### 7.3.7.4 50/60Hz Notch Filters

The digital filter offers a 20SPS and a 25SPS filter option using a custom-coefficient (non-sinc) FIR filter to reject both 50 and 60Hz simultaneously. The 20SPS filter provides better line cycle rejection, the 25SPS filter provides better latency. Both filters maintain a fixed output data rate independent of the selected speed mode. The OSR of the sinc<sup>1</sup> filter preceding the custom FIR notch filter varies with the speed mode to always reduce the input data rate to 800SPS. To achieve the stated normal-mode rejection when using an external clock, select a clock frequency equal to the nominal clock frequency for the respective speed mode.

Table 7-13 and Table 7-14 show the latency and normal-mode rejection for both 20SPS and a 25SPS filter options with and without clock tolerance included. The normal-mode rejection is the same for all speed modes but there is a difference in latency due to differences in settling of the preceding sinc filters versus speed mode.


**Table 7-13. 20SPS Filter Latency and 50Hz and 60Hz Line Cycle Rejection**

SPEED MODE	f <sub>CLK</sub> (MHz)	Latency (ms)	DIGITAL FILTER Response (dB)			
			50Hz ±1Hz		60Hz ±1Hz	
			CLOCK TOLERANCE:			
			0%	1%	0%	1%
3	1.6	51.40	-95.3	-82.7	-102.3	-86.1
2	3.2	51.33				
1	12.8	51.27				
0	25.6	51.26				


**Table 7-14. 25SPS Filter Latency and 50Hz and 60Hz Line Cycle Rejection**

SPEED MODE	f <sub>CLK</sub> (MHz)	Latency (ms)	DIGITAL FILTER Response (dB)			
			50Hz ±1Hz		60Hz ±1Hz	
			CLOCK TOLERANCE:			
			0%	1%	0%	1%
3	1.6	41.40	-62.7	-57.9	-63.0	-57.9
2	3.2	41.33				
1	12.8	41.27				
0	25.6	41.26				

Figure 7-15 and Figure 7-16 show the frequency response of the 20SPS and the 25SPS filters. Nulls in the frequency response occur at both 50Hz and 60Hz for both filter options.



**Figure 7-15. 20SPS Filter and 25SPS Filter Frequency Response**



**Figure 7-16. 20SPS Filter and 25SPS Filter Frequency Response, 48Hz to 62Hz**

### 7.3.8 FIFO Buffer

The ADS125H18 offers a flexible FIFO (first-in, first-out) buffer to store ADC conversion results and status information until the host controller is ready to read data from the device. The benefit of the FIFO buffer (or "FIFO") is to relax the burden on the host controller when retrieving data from the ADC, especially when the ADC is sampling with a very fast conversion rate.

The FIFO is based on a circular buffer topology with a size of 512x 42 bits, therefore up to 512 data words with 42 bits each can be stored. The 42 bit FIFO word includes conversion data and corresponding status information, as shown in [Table 7-15](#): One FIFO word holds 10 bits of status information, 24 bits of conversion data and 8 bits of CRC. The status bits represent the device status at the completion of each conversion result.

The CRC is calculated as the FIFO is written and then checked on a per-word bases as the FIFO is read. The CRC is based on the CRC-8-ATM (HEC) polynomial  $X^8 + X^2 + X^1 + 1$  and initialized to all 1s, see the [SPI CRC](#) section for details.

**Table 7-15. FIFO Buffer 42-Bit Word Content**

BIT FIELD	FUNCTION	VALUE
41:37	Status	Status: STEP_INDICATOR[4:0]
36:33	Status	CONV_COUNT[3:0]
32	Status	ADC_REF_FAULTn
31:8	Data	Conversion Data[23:0]
7:0	CRC	CRC[7:0]

The FIFO is implemented as a circular memory with two internal pointers, a 9 bit read pointer and a 9 bit write pointer, controlling the FIFO operation. See the [FIFO Buffer Read and Write](#) section for a description of the circular FIFO buffer architecture including read pointer and write pointer operation. The read and write pointers are not accessible to the user, however there are several indicators to monitor the FIFO operation such as FIFO depth, overflow flag and underflow flag, and CRC fault flag. The depth of the FIFO is defined as the difference between the write pointer and read pointer and is user accessible as FIFO\_DEPTH[8:0] bits. The depth of the FIFO represents the amount of data stored in the FIFO and available for read. See the [FIFO Depth Indicator](#) section and the [FIFO Overflow and Underflow](#) section for details on the FIFO indicators.

[Table 7-16](#) provides an overview of the FIFO buffer architecture.

**Table 7-16. FIFO Buffer Architecture**

SPECIFICATION	VALUE	DESCRIPTION
<b>Architecture</b>	Circular memory buffer	See <a href="#">FIFO Buffer Read and Write</a> section.
<b>FIFO depth</b>	512	Total FIFO address space available.
<b>Width of FIFO word</b>	42	16 bit status + 24 bit data + 8 bit CRC.
<b>Write and read pointer</b>	9 bits each	Write pointer and read pointer are internal pointers: the pointers are not user accessible. See the <a href="#">FIFO Buffer Read and Write</a> section.

Enable the FIFO by setting the FIFO\_EN bit, and flush the FIFO by resetting this bit to 0b. See the [FIFO Enable and Flush](#) section for details on FIFO enable and flush.

Read data from the FIFO using the Read FIFO Buffer command, see the [Read FIFO Buffer Command](#) section for details.

[Table 7-17](#) provides an overview of the FIFO buffer operation and features.

**Table 7-17. FIFO Buffer Overview**

BIT FIELD	SHORT DESCRIPTION	DESCRIPTION
FIFO_EN	FIFO enable	0b: FIFO disabled and content is flushed; clears all data, resets the read and write pointer. 1b: Conversion data is stored in the FIFO. See the <a href="#">FIFO Enable and Flush</a> section.
FIFO_DEPTH[8:0]	FIFO depth indicator	Indicates distance between read pointer and write pointer in FIFO address space: this is the depth of FIFO containing data. See the <a href="#">FIFO Depth Indicator</a> section.
FIFO_OFn	FIFO overflow indicator	Indicates write pointer = read pointer – 1 (FIFO full). See the <a href="#">FIFO Overflow and Underflow</a> section.
FIFO_UFn	FIFO underflow indicator	Indicates write pointer = read pointer (FIFO empty). See the <a href="#">FIFO Overflow and Underflow</a> section.
FIFO_CRC_FAULTn	FIFO data CRC fault indicator	Indicates CRC during FIFO read. CRC is initialized with all 1s. See also the <a href="#">SPI CRC</a> section.
FIFO_THRES_A[8:0]	FIFO threshold A configuration	Programmable threshold in FIFO to trigger $\overline{\text{DRDY}}$ transition. See the <a href="#">FIFO Thresholds</a> section.
FIFO_THRES_B[8:0]	FIFO threshold B configuration	Programmable threshold in FIFO to trigger $\overline{\text{DRDY}}$ transition. See the <a href="#">FIFO Thresholds</a> section.

### 7.3.8.1 FIFO Buffer Read and Write

The FIFO buffer is implemented as a circular memory with two internal pointers, a read pointer and a write pointer, as shown in [Figure 7-17](#).

In a circular FIFO concept, the memory address of the incoming data is in the write pointer. The address of the first data word in the FIFO that is to be read out is in the read pointer. After reset, both pointers indicate the same memory location. After each write operation, the write pointer is set to the next memory location. The reading of a data word sets the read pointer to the next data word that is to be read out. The read pointer constantly follows the write pointer. When the read pointer reaches the write pointer, the FIFO is empty (underflow). If the write pointer catches up with the read pointer, the FIFO is full (overflow).

[Figure 7-17](#) illustrates the principle of a circular FIFO with two pointers, including an example of reading data and advancing the read pointer as well as writing data and advancing the write pointer. In this example, one data word is read (ADC sample #1) which advances the read pointer to the address of sample #2. Afterwards, one new data word is written (ADC sample #502) which advances the write pointer to the next available address.




Figure 7-17. FIFO Buffer Read and Write

### 7.3.8.2 FIFO Overflow and Underflow

Overflow of the FIFO buffer occurs when the write pointer reaches the read pointer, and the FIFO is full. As soon as the write pointer reaches the read pointer, the FIFO\_OFn flag in the FIFO\_SEQ\_STATUS register is set to 0b, indicating that overflow occurred. Subsequently, any additional write operations are ignored by the FIFO, thus additional conversion results are not stored in the FIFO until another read operation frees up memory space. This can lead to discontinuities in the signals acquired. In the overflow condition, the value of the FIFO\_DEPTH indicator exceeds the size of the FIFO buffer. Write 1b to clear the FIFO\_OFn bit to 1b.

Figure 7-18 illustrates an example for an overflow of the FIFO buffer. Initially four free data words are available in the FIFO in this example. A FIFO read operation results in five free data words available. Subsequently, the ADC captures six conversions, but the FIFO only stores the first five conversion results due to overflow. As soon as the fifth conversion result is stored in the FIFO, overflow occurs and the sixth conversion result is lost.

Typically overflow occurs when, on average, data is written faster to the FIFO than retrieved from the FIFO.





Figure 7-18. FIFO Buffer Overflow Example

Underflow of the FIFO buffer occurs when the read pointer reaches the write pointer, and the FIFO is empty. As soon as the read pointer reaches the write pointer, the FIFO\_UFn flag in the FIFO\_SEQ\_STATUS register is set to 0b, indicating that underflow occurred. Subsequently, any additional read operations result in the same data output. The same conversion result is read multiple times, until new data is written to the FIFO. In an underflow condition, the read pointer does not increment to the next address when a new read command is issued. In the underflow condition, the value of the FIFO\_DEPTH indicator is 00000000b. Write 1b to clear the FIFO\_UFn bit to 1b.

Figure 7-19 illustrates an example for an underflow of the FIFO buffer. Initially, five data words are stored in the FIFO and available for read (ADC samples #1 to #5). A FIFO read operation results in four data words available for read (ADC samples # to #5). Subsequently, five read commands are executed, however after reading the last available data word (ADC sample #5), underflow occurs and the last data word is read twice as the FIFO is empty.

Typically underflow occurs when, on average, data is written slower to the FIFO than retrieved from the FIFO.

However note that for the ADS125H18, whenever samples have been stored in the FIFO after a FIFO reset (for example by setting and resetting the FIFO\_EN bit), the FIFO\_UFn does not indicate an underflow condition correctly. Only when no samples have been stored in the FIFO buffer after the reset, and the FIFO read operation is attempted, only then the FIFO\_UFn triggers correctly to report the underflow condition.



**Figure 7-19. FIFO Buffer Underflow Example**

### 7.3.8.3 FIFO Depth Indicator

The FIFO\_DEPTH[8:0] indicator is 9 bits wide (512 values), corresponding to the total size of the FIFO buffer (512 words). The FIFO\_DEPTH[8:0] bits reside on the Status and General Configuration page in the FIFO\_DEPTH\_MSB and FIFO\_DEPTH\_LSB registers. The depth of the FIFO is defined as the difference between the write pointer and read pointer. The depth of the FIFO represents the amount of data stored in the FIFO and available for read.

### 7.3.8.4 FIFO Enable and Flush

Set the FIFO\_EN bit in the FIFO\_CFG register to enable the FIFO buffer. As long as FIFO\_EN is 0b, the FIFO buffer is not storing conversion results. In this case, only the last completed conversion result is available for read using the conversion data read operation as described in the [Read Conversion Data](#) section. Alternatively, use the continuous read mode as described in the [Continuous Read Mode](#) section.

When resetting the FIFO\_EN bit to 0b, the FIFO is disabled and flushed. This clears all FIFO data, and resets the read pointer and write pointer.

### 7.3.8.5 FIFO Thresholds

Two FIFO threshold levels, FIFO\_THRES\_A[8:0] and FIFO\_THRES\_B[8:0], are available to monitor FIFO operation. The  $\overline{\text{DRDY}}$  pin can be programmed to detect whenever the depth of the FIFO (indicated by the FIFO\_DEPTH[8:0] bits) reaches any of the two thresholds. Set the DRDY\_CFG[1:0] bits to 11b to enter this mode.

Note that when writing new values to either FIFO\_THRES\_A[8:0] and FIFO\_THRES\_B[8:0], the FIFO does not reset or flush. It is recommended that the user stops the sequencer, disables the FIFO, changes the thresholds, enables the FIFO and then starts the sequencer again.

See the [Auto-Sequencer and  \$\overline{\text{DRDY}}\$  Behavior](#) section for details on the FIFO thresholds and the DRDY\_CFG [1:0] = 11b mode.


### 7.3.9 Channel Auto-Sequencer

The ADS125H18 controls ADC conversion by means of a highly flexible channel auto-sequencer (or "sequencer"). The ADS125H18 sequencer offers up to 32 individual sequence steps. Sequence steps are operating modes which are executed sequentially: Each sequence step (or "step") represents a finite number of ADC conversions (programmable 1 up to 512 per step) and an independent configuration of the ADC for this step, including input channel selection, gain/offset, digital filter settings and timing parameters.

The sequencer stores multiple independent configurations of the ADC in the device memory up front (immediately after power-up), eliminating the need for SPI communication to re-configure the device during the subsequent device operation. This is beneficial in applications where data from very different signal sources is acquired sequentially in a short timeframe. Many of those applications require to switch between multiple ADC configurations for time-interleaving of sensor measurements (high precision, low speed) with diagnostic measurements (low precision, high speed).

The sequencer operation and configuration is controlled by multiple register pages in the user register space: A separate register page exists for each step configuration (pages 1 to 32), referred to as the "Step Configuration Pages". The step registers are identified by the prefix "STEP\_x", with x = 0 to 31 indicating the sequence step number, see the *Register Map* section. Page 0 is referred to as the "Status and General Configuration Page" (or just "General Configuration Page") and holds status and generic configuration data.

The 32 sequence steps are individually enabled or disabled using the SEQ\_STEP\_x\_EN bits (x = 0 to 31) on the General Configuration Page. [Figure 7-20](#) shows the register page structure and illustrates the relationship between step enable bits and corresponding Step Configuration Pages.



**Figure 7-20. Register Page Structure**

The General Configuration Page, as well as the individual Step Configuration Pages are addressed using the PAGE\_POINTER[7:0] register, which is available on all pages at the same absolute address. See the [Configuring the Auto-Sequencer](#) section for details on page addressing, and how to configure the auto-sequencer.

The CONVERSION\_CTRL, SEQUENCER\_CFG and SEQUENCE\_STEP\_EN\_n (n = 0 to 4) registers in the Status and General Configuration Page control the flow of the sequencer. See the [Auto-Sequencer: Basic Operation](#) section, the [Sequencer Modes](#) section and the [Starting and Stopping the Sequencer](#) section for details on how to control the sequencer flow.

The sequencer operation can be monitored by detecting transitions of the  $\overline{\text{DRDY}}$  pin. See the [Auto-Sequencer and DRDY Behavior](#) section for details.

Table 7-18 provides an overview of the sequencer architecture.

**Table 7-18. Auto-Sequencer Architecture**

SPECIFICATION	VALUE	DESCRIPTION
<b>Architecture</b>	Register page based sequencer	1 Status and General Configuration Page (holds enable bits for all sequence steps). 1 Step Configuration Page per sequence step.
<b>Maximum number of sequence steps</b>	32	Up to 32 individual pages available to define sequence step configurations.
<b>Maximum number of conversions per step</b>	512	Up to 512 ADC conversions for each sequence step. Individually programmable for each step.

### 7.3.9.1 Auto-Sequencer: Basic Operation

Figure 7-21 shows a flow chart of the sequencer operation. Set the START bit in the CONVERSION\_CTRL register to start the sequencer, and use the STOP bit to stop the sequencer. Alternatively, the START pin can be used to control sequencer start and stop. See the [Starting and Stopping the Sequencer](#) section for details on starting and stopping the sequencer.

Each sequence step corresponds to a finite number of ADC conversions (programmable 1 up to 512), which means up to 16,384 different measurements can be taken in one sequence run. Set the SEQ\_MODE[1:0] bits to 10b or 11b to enable sequencer operation. See the [Sequencer Modes](#) section for a detailed description of the SEQ\_MODE[1:0] bits. When a sequence is started, the sequencer steps through all enabled sequence steps, always starting with the step defined by the STEP\_INIT[4:0] bits of the CONVERSION\_CTRL register. The sequencer ignores sequence steps that are disabled. In each step, the sequencer configures the ADC as defined in the corresponding Step Configuration Page, and then adds a programmable delay before starting the conversions to allow for settling of the input signal. The STEPx\_DELAY[15:0] bits on each step configuration page select the delay time for the respective sequencer step x. After the delay, the ADC acquires the pre-defined number of conversions (ranging from 1 up to 512 as defined by the STEPx\_NUM\_CONV[3:0] bits) before the sequencer configures the ADC for the next step in the sequence.





completed conversion result. STEP\_INDICATOR[4:0] bits and CONV\_COUNT[3:0] bits are output in every SPI frame as part of the STATUS header, assuming the status header is enabled, or can be read from the STATUS\_MSB and STATUS\_LSB registers. The SEQ\_COUNT[3:0] bits in the FIFO\_SEQ\_STATUS register indicate the number of completed sequences; the bits indicate the sequence number for the latest completed conversion result and update when the last conversion of last sequence step completed.

Do not change any register settings on the individual step configuration pages while the sequencer is active. Any write operation to any of the Step Configuration Pages triggers a sequencer reset, see the [Starting and Stopping the Sequencer](#) section for details.

Set the FIFO\_EN bit in the FIFO\_CFG register to 1b to enable the FIFO buffer. If the FIFO buffer is enabled, each ADC conversion result is stored in the FIFO immediately after the conversion completes. See the [FIFO Buffer](#) section for details on the FIFO operation. Use the Read FIFO Buffer Command to read conversion data from the FIFO. If the FIFO buffer is disabled, only the last completed conversion result can be read using the Read Conversion Data operation.

The ADS125H18 sequencer offers four sequence modes. See the [Sequencer Modes](#) section for details.

Table 7-19 provides a high-level overview of the auto-sequencer functionality.

**Table 7-19. Auto-Sequencer Overview**

BIT FIELD	SHORT DESCRIPTION	DESCRIPTION
<b>CONFIGURATION AND CONTROL</b>		
PAGE_POINTER[7:0] PAGE_INDICATOR[7:0]	Page Pointer, Page Indicator	Pointer and indicator for page addressing, see <a href="#">Configuring the Auto-Sequencer</a> section.
SEQ_MODE[1:0]	Sequencer mode selection	Enables sequencer, and selects sequencer mode, continuous versus single sequence, see <a href="#">Sequencer Modes</a> section.
SEQ_STEP_x_EN	Sequence step enable	32 sequence steps, x = 1 to 32, one enable bit for each step.
STEP_INIT[4:0]	Pointer to first sequence step	Selects the step number for starting the sequence.
START STOP	Start/stop control	Triggers start/stop of sequence, see <a href="#">Starting and Stopping the Sequencer</a> section.
STEPx_NUM_CONV[3:0]	Conversion number selection per step	Up to 512 ADC conversions for each sequence step. Individually programmable for each step.
STOP_BEHAVIOR[1:0]	Stop mode selection	Selects operation of sequencer after STOP bit is set.
DRDY_CFG[1:0]	Selection of $\overline{\text{DRDY}}$ behavior	Selects whether DRDY pin indicates new data after every conversion/every sequence step/every sequence/reaching FIFO threshold, see <a href="#">Auto-Sequencer and <math>\overline{\text{DRDY}}</math> Behavior</a> section.
<b>INDICATORS</b>		
SEQ_ACTIVE	Sequencer active indicator	Indicates if sequencer is active.
SEQ_COUNT[3:0]	Sequence counter	Counter for completing full sequences.
STEP_INDICATOR[4:0]	Sequence step number indicator	Indicates the sequence step number for the latest completed conversion result.
CONV_COUNT[3:0]	Conversion number indicator	Indicates the conversion number for the latest completed conversion result.

### 7.3.9.2 Sequencer Modes

The ADS125H18 sequencer offers four sequence modes:

- Single-shot mode, no sequencing
- Single step continuous conversion mode, no sequencing
- Single sequence mode
- Continuous sequence mode

The SEQ\_MODE[1:0] bits in the SEQUENCER\_CFG register select the sequence mode for the ADS125H18. Table 7-20 and Table 7-21 provide an overview of the sequence modes based on the SEQ\_MODE[1:0] bit settings. As shown in Table 7-20, the SEQ\_MODE[1] bit enables or disables the sequencer. As shown in Table 7-21, the SEQ\_MODE[0] bit further controls the flow mode of the sequencer, defining single versus continuous operation.

**Table 7-20. Sequencer Enable**

SEQ_MODE[1]	DESCRIPTION
0	Sequencer disabled: Step page enable bits are ignored.
1	Sequencer enabled: Enabled steps are executed.

**Table 7-21. Sequencer Modes**

SEQ_MODE[1:0]	DESCRIPTION
00	Single-shot mode, no sequencing. Step defined by STEP_INIT[4:0] bits is executed only once.
01	Single step continuous conversion mode, no sequencing. Step defined by STEP_INIT[4:0] is executed indefinitely.
10	Single sequence mode: Each enabled sequence step is executed once.
11	Continuous sequence mode: The sequence is repeated indefinitely.

#### 7.3.9.2.1 Single-Shot Mode

Setting the SEQ\_MODE[1:0] bits in the SEQUENCER\_CFG register to 00b selects the single-shot mode (no sequencing). In this mode, the device only executes one sequence step, one time. The SEQ\_STEP\_x\_EN bits are ignored in single-shot mode. The STEP\_INIT[4:0] bits in the CONVERSION\_CTRL register point to the sequence step x (x = 0 to 31) to be executed:

$$x = \text{STEP\_INIT}[4:0] \quad (18)$$

Figure 7-21 shows a flow chart of the sequencer operation, including the behavior in single-shot mode (SEQ\_MODE[1:0] = 00b).

The device configures the ADC based on the step configuration page x, adds the programmable delay time defined by the STEPx\_DELAY[15:0] bits and then starts ADC conversions. The number of ADC conversions (up to 512) is set by the STEPx\_NUM\_CONV[3:0] bits in the STEPx\_ADC\_REF\_CFG register.

After completion of the ADC conversions (1 up to 512) in single-shot mode, the device enters standby mode (STBY\_MODE = 1b) or remains fully powered in idle mode (STBY\_MODE = 0b).

#### 7.3.9.2.2 Single Step Continuous Conversion Mode

Setting the SEQ\_MODE[1:0] bits in the SEQUENCER\_CFG register to 01b selects the single step continuous conversion mode (no sequencing). In this mode, the device only executes one sequence step, over and over again. The SEQ\_STEP\_x\_EN bits are ignored in this mode. The STEP\_INIT[4:0] bits in the CONVERSION\_CTRL register point to the sequence step x (x = 0 to 31) to be executed :

$$x = \text{STEP\_INIT}[4:0] \quad (19)$$

Figure 7-21 shows a flow chart of the sequencer operation, including the behavior in single step continuous conversion mode (SEQ\_MODE[1:0] = 01b).

The device configures the ADC based on the step configuration page x, adds the programmable delay time defined by the STEPx\_DELAY[15:0] bits and starts ADC conversions. The STEPx\_NUM\_CONV[3:0] bits in the STEPx\_ADC\_REF\_CFG register are ignored in this operating mode. The ADC continuous conversions until the device is powered down, or the sequencer is stopped by any of the options described in the [Starting and Stopping the Sequencer](#) section.

In this mode, one option to discontinue the ADC conversions is setting the STOP bit to 1b. The ADC conversion discontinues immediately or continues until the sequence step is completed depending on the STOP\_BEHAVIOR[1:0] bits in the SEQUENCER\_CFG register. See the [Starting and Stopping the Sequencer](#) section for details. The device then enters standby mode (STBY\_MODE = 1b) or remains fully powered in idle mode (STBY\_MODE = 0b).

#### 7.3.9.2.3 Single Sequence Mode

Setting the SEQ\_MODE[1:0] bits in the SEQUENCER\_CFG register to 10b selects the single sequence mode (sequencer enabled). In this mode, the device executes each enabled sequence step one time. The STEP\_INIT[4:0] bits in the CONVERSION\_CTRL register point to the first sequence step  $x_{initial}$  ( $x = 0$  to 31) to be executed:

$$x_{initial} = STEP\_INIT[4:0] \quad (20)$$

[Figure 7-21](#) shows a flow chart of the sequencer operation, including the behavior in single sequence mode (SEQ\_MODE[1:0] = 10b).

Enable sequence steps by setting the corresponding SEQ\_STEP\_x\_EN bit ( $x = 0$  to 31) in the SEQUENCE\_STEP\_EN registers to 1b. If the first sequence step as defined by STEP\_INIT[4:0] is not enabled, sequencing is not started. If the first enabled sequence step  $x_{initial}$  is not equal to 0, then only steps from  $x_{initial}$  to 31 are executed in this mode, and steps smaller than  $x_{initial}$  are ignored even if enabled. For example, if  $x_{initial} = 20$ , and all steps are enabled, only steps 20 to 31 are executed.

For each enabled sequence step, the device configures the ADC based on the step configuration page  $x$ , adds the programmable delay time defined by the STEPx\_DELAY[15:0] bits and starts ADC conversions. The number of ADC conversions for the step is set by the STEPx\_NUM\_CONV[3:0] bits in the STEPx\_ADC\_REF\_CFG register. Up to 512 ADC conversion results can be sampled. Afterwards the device proceeds to the next enabled sequence step.

To stop the sequencer and discontinue the ADC conversions, set the STOP bit to 1b. See the [Starting and Stopping the Sequencer](#) section for details on stopping the sequencer, and details on the stop behavior defined by the STOP\_BEHAVIOR[1:0] bits.

After the last conversion of the last sequence step completed, the device enters standby mode (STBY\_MODE = 1b) or remains fully powered in idle mode (STBY\_MODE = 0b).

#### 7.3.9.2.4 Continuous Sequence Mode

Setting the SEQ\_MODE[1:0] bits in the SEQUENCER\_CFG register to 11b selects the continuous sequence mode (sequencer enabled). In this mode, the device runs through the configured sequence over and over again until stopped by the host.

The STEP\_INIT[4:0] bits in the CONVERSION\_CTRL register point to the first sequence step  $x_{initial}$  ( $x_{initial} = 0$  to 31) to be executed:

$$x_{initial} = STEP\_INIT[4:0] \quad (21)$$

[Figure 7-21](#) shows a flow chart of the sequencer operation, including the behavior in continuous sequence mode (SEQ\_MODE[1:0] = 11b).

Enable sequence steps by setting the corresponding SEQ\_STEP\_x\_EN bit ( $x = 0$  to 31) in the SEQUENCE\_STEP\_EN registers to 1b. If the first sequence step as defined by STEP\_INIT[4:0] is not enabled (i.e. SEQ\_STEP\_x\_initial\_EN = 0b), sequencing is not started.

For each enabled sequence step, the device configures the ADC based on the step configuration page  $x$ , adds the programmable delay time defined by the STEPx\_DELAY[15:0] bits and starts ADC conversions. The number of ADC conversions is set by the STEPx\_NUM\_CONV[3:0] bits in the STEPx\_ADC\_REF\_CFG register. Up to 512 ADC conversion results can be sampled. Afterwards the device proceeds to the next enabled sequence step.

To stop the sequencer and discontinue the ADC conversions, set the STOP bit to 1b. See the [Starting and Stopping the Sequencer](#) section for details on stopping the sequencer, and details on the stop behavior defined by the STOP\_BEHAVIOR[1:0] bits.

After the last conversion of the last sequence step completed, the device enters standby mode (STBY\_MODE = 1b) or remains fully powered in idle mode (STBY\_MODE = 0b).

### 7.3.9.3 Configuring the Auto-Sequencer

As explained in the [Channel Auto-Sequencer](#) section, the sequencer operation and configuration is controlled by registers in the General Configuration Page and the individual Step Configuration Pages.

Configure the auto-sequencer by writing to the sequencer related registers both in the Step Configuration Pages (pages 1 to 32) as well as the General Configuration Page (page 0). Access the general configuration registers, or the register page for each individual sequence step by writing the corresponding address value (0, or 1 to 32) to the PAGE\_POINTER[7:0] register as shown in [Table 7-22](#).

**Table 7-22. Register Page Decoding and Sequencer Steps**

PAGE_POINTER[7:0]	REGISTER PAGE CONTENT	STEP ENABLE BIT	DESCRIPTION
00h	Status and General Configuration Page	N/A	Register page for generic status and configuration data
01h	Step 0 Configuration Page	SEQ_STEP_0_EN	Configuration settings for sequence step 0
02h	Step 1 Configuration Page	SEQ_STEP_1_EN	Configuration settings for sequence step 1
03h	Step 2 Configuration Page	SEQ_STEP_2_EN	Configuration settings for sequence step 2
...	...	...	...
1Fh	Step 30 Configuration Page	SEQ_STEP_30_EN	Configuration settings for sequence step 30
20h	Step 31 Configuration Page	SEQ_STEP_31_EN	Configuration settings for sequence step 31
21h – FFh	Invalid pages	N/A	Invalid pages

Follow this procedure for a reliable configuration of the auto-sequencer:

1. Stop an ongoing sequence by setting the STOP bit in the CONVERSION\_CTRL register to 1b, or alternatively put the device into power down mode.
2. Verify that the SEQ\_ACTIVE bit reads 0b, to verify that the sequencer is not running.
3. Write 00h to the PAGE\_POINTER[7:0] to access the General Configuration Page.
4. Configure the STEP\_INIT[4:0], SEQ\_MODE[1:0], STOP\_BEHAVIOR[1:0] and DRDY\_CFG[1:0] bits on the General Configuration Page. See [Table 7-19](#) for an overview of those bits.
5. Enable the desired sequence steps by setting the corresponding SEQ\_STEP\_x\_EN bits (x = 0 to 31) on the General Configuration Page.
6. Write the address for an enabled sequence step to the PAGE\_POINTER[7:0], as defined in [Table 7-22](#), and then configure each register on the selected Step Configuration Page. See [Table 7-23](#) for an overview. Repeat this for all enabled sequence steps.
7. If the device is configured in power down mode, put the device back into active mode.
8. Start the sequencer by setting the START bit.

Each Step Configuration Page contains configuration settings for input multiplexer, voltage reference, ADC, digital filters, gain and offset calibration as well as GPIOs, as shown in [Table 7-23](#).

When the sequencer is disabled (SEQ\_MODE[1] = 0b), a write to the step registers updates the device configuration immediately. When the sequencer is enabled (SEQ\_MODE[1] = 1b), a write to the step registers takes in effect at the next sequencer start.

**Table 7-23. Configuration Settings per Sequence Step**

REGISTER	BIT FIELD	DESCRIPTION
STEPx_AIN_CFG	STEPx_AIN[4:0]	Selection of analog inputs for ADC

**Table 7-23. Configuration Settings per Sequence Step (continued)**

REGISTER	BIT FIELD	DESCRIPTION
STEPx_ADC_REF_CFG	STEPx_REF_SEL	Selection of external vs internal voltage reference
STEPx_ADC_REF_CFG	CODING	Conversion data coding selection, unipolar vs bipolar
STEPx_ADC_REF_CFG	STEPx_NUM_CONV[3:0]	Number of ADC conversions to be executed during this sequence step
STEPx_FILT1_CFG	STEPx_FLTR_OSR[4:0]	OSR for digital filter
STEPx_FILT1_CFG	STEPx_FLTR_MODE	Selection of filter mode sinc3 vs sinc4
STEPx_DELAY_xSB_CFG	STEPx_DELAY_MSB[7:0]	Conversion-start delay time selection
STEPx_OFFSET_CAL_xSB	STEPx_OFFSET_CAL[23:0]	ADC offset calibration value
STEPx_GAIN_CAL_xSB	STEPx_GAIN_CAL[15:0]	ADC gain calibration value

#### 7.3.9.4 Starting and Stopping the Sequencer

There are two ways to start or stop the sequencer operation:

- Writing to the START and/or STOP bit in the CONVERSION\_CTRL register
- Use the START pin for start/stop control

Set the START bit in the CONVERSION\_CTRL register to start the sequencer. Setting the START bit while the sequencer is running aborts the ongoing sequence run and restarts a new sequence run from the beginning. Setting the START bit while the ADC is in powerdown mode does not start a sequence.

The START bit clears after a sequence begins, and thus is reading back 0b.

Figure 7-22 shows an example of the sequencer operation including the START pin timing.

Use the STOP bit to stop the sequencer. After setting the STOP bit to stop the sequencer, the STOP bit reads back 1b until the sequencer is stopped. Putting the device into power-down mode aborts the sequence run immediately.

The last conversion result of a sequence run is still available for readout after the sequencer stopped. The conversion results of the sequencer are only cleared to 0h after a device reset, when the device is in power-down mode, or are overwritten when conversion results from a new sequence run become available.

After the sequencer stopped, the configuration settings are still active as defined on the last active step page before the stop. This applies to all bits on the step page, including GPIO outputs. The configuration from the last step page is maintained until the device is reset, power-cycled or the configuration is overwritten by a new sequence run.

As an alternative to using the START and STOP bit in the CONVERSION\_CTRL register, the START pin can be used to control sequencer starts and stops. A rising edge on the START pin is equivalent to writing to the START bit. A falling edge on the START pin is equivalent to writing to the STOP bit. Configure the GPIO0/START pin to START pin operation using the GPIO0\_CFG[1:0] bits (setting 11b). Put the device into the power down mode first before programming GPIO0. The GPIO0\_CFG[1:0] bits default to 00b at power-up, thus the START pin operation is only available after setting the GPIO0\_CFG[1:0] bits to 11b, which requires SPI communication. Therefore the START pin functionality is not available at power-up. The first step page executed is determined by the STEP\_INIT[4:0] bits, just like with the START and STOP bits. If the START pin is high at power-up, a start operation begins after the power-up cycle completes.

The following register write operations aborts the ongoing sequence run and stop the sequencer:

- A write operation to any register on any Step Configuration Page (applies to both enabled and disabled pages)
- A write operation to any of the registers on the General Configuration Page except the following:
  - AGPI0x\_CFG[1:0]
  - FIFO\_EN
  - FIFO\_TRESH\_A[8:0]



- FIFO\_THRES\_B[8:0]
- FAULT\_PIN\_BEHAVIOR
- REG\_MAP\_CRC\_EN
- STATUS\_EN
- SPI\_CRC\_EN
- PFx\_EN
- PFx\_BYPASS
- CS\_FWD\_EN\_CODE[7:0]
- AGPIOCx\_FWD\_EN
- GPIOx\_FWD\_EN

The STOP\_BEHAVIOR[1:0] bits in the SEQUENCER\_CFG register define the operation of the sequencer after a stop is initiated, depending on the sequencer mode, as shown in [Table 7-24](#).

**Table 7-24. STOP BEHAVIOR MODES**

SEQ_MODE[1:0]	STOP_BEHAVIOR[1:0]			
	00	01	10	11
00	Stop immediately	Stop after current conversion completes	Stop after current step completes	
01		Stop after current conversion completes		
10		Stop after current conversion completes	Stop after current step completes	Stop after current sequence completes
11		Stop after current conversion completes	Stop after current step completes	Stop after current sequence completes

If a change in the sequencer configuration is desired, stop the sequencer and re-configure the settings while the sequencer is not running. To avoid false sequencer starts, follow the procedure given in the [Configuring the Auto-Sequencer](#) section to configure and re-start the sequencer.

### 7.3.9.5 Auto-Sequencer and $\overline{\text{DRDY}}$ Behavior

Configure the behavior of the  $\overline{\text{DRDY}}$  pin during sequencer operation using the DRDY\_CFG[1:0] bits in the SEQUENCER\_CFG register.


There are four modes available for the  $\overline{\text{DRDY}}$  behavior: Depending on the mode,  $\overline{\text{DRDY}}$  drives low

- every time a new conversion result is available: DRDY\_CFG[1:0] = 00b
- every time a sequence step is completed: DRDY\_CFG[1:0] = 01b
- every time a sequence is completed: DRDY\_CFG[1:0] = 10b
- when a pre-defined threshold in the FIFO buffer is reached: DRDY\_CFG[1:0] = 11b

[Figure 7-22](#) shows the  $\overline{\text{DRDY}}$  operation for driving  $\overline{\text{DRDY}}$  low every time a new conversion result is available (DRDY\_CFG[1:0] = 00b). Two sequence steps are shown in this example with four ADC conversions executed in the first sequence step, and three ADC conversions in the second sequence step.  $\overline{\text{DRDY}}$  is driven low once every individual conversion result is available.


At the beginning of a new sequence step, the first conversion is fully settled data but incurs a delay (latency time) compared to the normal data period  $t_{\text{DATA}} = 1 / f_{\text{DATA}}$ . This latency is needed to account for full settling of the digital filter. The latency time depends on the data rate and the filter mode (see the [Digital Filter](#) section for filter latency details). The time  $t_{\text{SETTLE}}$  is the time from the start of the sequence step (last  $\overline{\text{DRDY}}$  falling edge of the previous step) to the first  $\overline{\text{DRDY}}$  falling edge within the new sequence step. The time  $t_{\text{SETTLE}}$  also includes the programmable delay defined by the STEPx\_DELAY\_MSB[7:0] bits and the STEPx\_DELAY\_LSB[7:0] bits in the Step Configuration Page of this sequence step. As a result,  $t_{\text{SETTLE}}$  is the sum of programmable delay  $t_{\text{STEPx\_DELAY}}$  and filter latency  $t_{\text{STEPx\_FLTR\_LATENCY}}$ :

$$t_{\text{SETTLE}x} = t_{\text{STEPx\_DELAY}} + t_{\text{STEPx\_FLTR\_LATENCY}} \quad (22)$$




**Figure 7-22.  $\overline{\text{DRDY}}$  Pulse After Every Conversion**

In [Figure 7-22](#), no data are read from the ADC, thus  $\overline{\text{DRDY}}$  remains low and pulses high shortly before the next  $\overline{\text{DRDY}}$  falling edge. If data are read from the ADC after every conversion result completes,  $\overline{\text{DRDY}}$  is forced high at the eighth SCLK edge during conversion data read operation. This is illustrated in [Figure 7-23](#), where new data is read every time shortly after the falling edge of  $\overline{\text{DRDY}}$  indicates that new data are available.




**Figure 7-23.  $\overline{\text{DRDY}}$  Pulse After Every Conversion, Data is Read From ADC**

[Figure 7-24](#) shows the  $\overline{\text{DRDY}}$  operation for driving  $\overline{\text{DRDY}}$  low every time a sequence step has completed ( $\text{DRDY\_CFG}[1:0] = 01\text{b}$ ). Two sequence steps are again shown in this example with four ADC conversions executed in the first sequence step, and three ADC conversions in the second sequence step.  $\overline{\text{DRDY}}$  is driven low when the last conversion result in each sequence step is available.



**Figure 7-24.  $\overline{\text{DRDY}}$  Pulse After Every Sequence Step**

[Figure 7-25](#) shows the  $\overline{\text{DRDY}}$  operation for driving  $\overline{\text{DRDY}}$  low every time a full sequence completed ( $\text{DRDY\_CFG}[1:0] = 10\text{b}$ ). In this particular example, the complete sequence only comprises of two sequence steps (STEP0 and STEP1).  $\overline{\text{DRDY}}$  is driven low when the last conversion result of the final (last) sequence step is available.



**Figure 7-25.  $\overline{\text{DRDY}}$  Pulse After Completion of Sequence**


[Table 7-25](#) summarizes the  $\overline{\text{DRDY}}$  operation based on the FIFO thresholds ( $\text{DRDY\_CFG}[1:0] = 11\text{b}$ ). In this mode, the depth of the FIFO indicated by the  $\text{FIFO\_DEPTH}[8:0]$  bits is monitored and compared against the two FIFO thresholds controlling the  $\overline{\text{DRDY}}$  behavior,  $\text{FIFO\_THRES\_A}[8:0]$  and  $\text{FIFO\_THRES\_B}[8:0]$ . See the [FIFO Buffer](#) section for details on the FIFO buffer operation and the  $\text{FIFO\_DEPTH}[8:0]$  bits. When the depth of the FIFO exceeds the larger of either thresholds ( $\text{FIFO\_THRES\_A}$  or  $\text{FIFO\_THRES\_B}$ ), then  $\overline{\text{DRDY}}$  transitions from high to low. This condition can be described as  $\text{FIFO\_DEPTH} > \text{FIFO\_THRES\_A}$  (assuming  $\text{FIFO\_THRES\_A}$  is larger or equal to  $\text{FIFO\_THRES\_B}$ ). When the depth of the FIFO is equal or smaller than the lowest of either threshold, then  $\overline{\text{DRDY}}$  transitions from low to high. This condition can be described as  $\text{FIFO\_DEPTH} < \text{FIFO\_THRES\_B}$  (assuming  $\text{FIFO\_THRES\_B}$  is smaller or equal to  $\text{FIFO\_THRES\_A}$ ).



**Table 7-25. DRDY Behavior Based on FIFO Thresholds (DRDY\_CFG[1:0] = 11b)**

THRESHOLD SETTING	TRIGGER CONDITION	DRDY TRANSITION
FIFO_THRES_A ≥ FIFO_THRES_B	FIFO_DEPTH > FIFO_THRES_A	DRDY falling edge
	FIFO_DEPTH ≤ FIFO_THRES_B	DRDY rising edge
FIFO_THRES_A < FIFO_THRES_B	FIFO_DEPTH > FIFO_THRES_B	DRDY falling edge
	FIFO_DEPTH ≤ FIFO_THRES_A	DRDY rising edge


In the example shown in Figure 7-26, six samples are acquired by the ADC and then two conversion results are read from the ADC. The FIFO thresholds controlling DRDY behavior have been set to a value of five samples for the FIFO\_THRES\_A thresholds (FIFO\_THRES\_A[8:0] = 00000101b) and four samples for the FIFO\_THRES\_B threshold (FIFO\_THRES\_B[8:0] = 00000100b). In this case, FIFO\_THRES\_A ≥ FIFO\_THRES\_B. Therefore, as soon as six samples have been acquired (starting from an empty FIFO), the condition that FIFO\_DEPTH > FIFO\_THRES\_A is met (6 > 5), and DRDY transitions from high to low. After two conversion results are read from the ADC, and no additional sample is converted in the meantime, the condition that FIFO\_DEPTH ≤ FIFO\_THRES\_B is met (4 ≤ 4), and DRDY transitions from low to high.



**Figure 7-26. DRDY Behavior Based on FIFO Thresholds**

### 7.3.10 Offset and Gain Calibration

The ADS125H18 provides the ability to calibrate offset and gain errors by using user-programmable offset and gain correction registers. As shown in Figure 7-27, the 24 bit offset correction value is subtracted from the conversion data before being multiplied by the 16 bit gain correction value. Output data are rounded to the final resolution (24 bit) and clipped to +FS and -FS code values after the scaling operation. The offset and gain calibration coefficients must be stored in external nonvolatile memory and programmed into the offset and gain calibration registers each time the device powers up or resets because the ADS125H18 registers are volatile.



**Figure 7-27. Calibration Logic Block Diagram**

Equation 23 shows how conversion data are calibrated:

$$\text{Final Output Data} = (\text{Data} - \text{OFFSET}) \times \text{GAIN} / 4000\text{h} \quad (23)$$

The 24-bit offset calibration value is provided in two's-complement format and programmed into the STEP<sub>x</sub>\_OFFSET\_CAL[23:0] bit field that spans across the STEP<sub>x</sub>\_OFFSET\_CAL\_MSB, STEP<sub>x</sub>\_OFFSET\_CAL\_LSB and STEP<sub>x</sub>\_OFFSET\_CAL\_MSB registers. Table 7-26 shows example offset calibration values. The LSB size of the offset calibration value is calculated using Equation 24.

$$\text{LSB size} = (2 \times V_{\text{REF}}) / (2^{24}) \quad (24)$$

**Table 7-26. Offset Calibration Value Examples**

STEP <sub>x</sub> _OFFSET_CAL[23:0] VALUE	APPLIED OFFSET CORRECTION
000010h	-16LSB
000001h	-1LSB
FFFFFFh	1LSB
FFFFF0h	16LSB

The 16-bit gain calibration value is provided in straight binary format normalized to unity gain at 400000h. The gain calibration value is programmed into the STEP<sub>x</sub>\_GAIN\_CAL[15:0] bit field. One LSB of the gain calibration value equals a gain correction factor of  $1/2^{16} = 0.000015$ . For example, to correct a gain error greater than 1, the calculated gain calibration value is less than 400000h.

Table 7-27 shows example gain calibration values.

**Table 7-27. Gain Calibration Value Examples**

STEP <sub>x</sub> _GAIN_CAL[15:0] VALUE	APPLIED GAIN CORRECTION
FFFFh	3.999939
4333h	1.05
4001h	1.000015
4000h	1
3FFFh	0.999985
3CCCh	0.95

The recommended calibration procedure is as follows:

1. Preset the offset and gain calibration registers to STEP<sub>x</sub>\_OFFSET\_CAL[23:0] = 000000h and STEP<sub>x</sub>\_GAIN\_CAL[15:0] = 4000h, respectively.
2. Perform an offset calibration by shorting the ADC inputs internally using the respective input and system monitor multiplexer setting (STEP<sub>x</sub>\_SYS\_MON[3:0] = 0001b), or short the inputs externally at the system level to include the offset error of the external filter stages. Acquire multiple conversion data and write the average value of the data into the offset calibration registers. Averaging the data reduces conversion noise to improve calibration accuracy.
3. Perform a gain calibration by applying a precision calibration signal to the ADC inputs or at the system level to include the gain error of the external filter stages. Select the calibration voltage to be less than the full-scale input range to avoid clipping the output code. Clipped output codes result in inaccurate calibration. For example, use a 3.9V calibration signal with  $V_{\text{REF}} = 4.096\text{V}$ . When operating in the extended range mode, the calibration signal can be equal to  $V_{\text{REF}}$  without causing clipped output codes. Use Equation 25 to calculate the gain calibration value.

$$\text{Gain Calibration Value} = (\text{expected output code} / \text{actual output code}) \times 4000\text{h} \quad (25)$$

For example, the expected output code for a 3.9V calibration voltage using a 4.096V reference voltage is:  $(3.9V / \text{LSB size}) = 79E000h$ , where  $\text{LSB size} = 2 \times 4.096V / (2^{24}) = 4.096V / 7FFFFFFh$ . If the actual measured output code is 741249h for example, then the gain calibration factor calculates to 1.05. The resulting gain calibration value to write into the `STEPx_GAIN_CAL[15:0]` bit field is:  $(1.05 - 1) / (1 / 2^{16}) = 4333h$ .

### 7.3.11 Digital PGA

The ADS125H18 offers a user-programmable digital PGA. Configure the binary digital gain by setting the `STEPx_GAIN_BIN[1:0]` bits ( $x = 0$  to 31) for each sequence step.

**Table 7-28. Digital PGA Gain Options**

STEPx_GAIN_BIN[1:0] VALUE	DIGITAL GAIN
00b	1
01b	2
10b	4
11b	8

Table 7-28 shows all available gain options for the digital/binary PGA.

### 7.3.12 General Purpose IOs (GPIOs)

The ADS125H18 provides four digital pins (GPIO0 to GPIO3) that can be configured as general purpose inputs and outputs (GPIOs). The logic levels of those GPIOs are referenced to the IOVDD supply. Use the `GPIOn_CFG[1:0]` ( $n = 0$  to 3) bits to configure the pins as either analog inputs, digital inputs or digital outputs, or for a special function.

Set the digital output levels of the GPIOs using the `STEPx_GPIOn_DAT_OUT` bits. The `STEPx_GPIOn_DAT_OUT` bit setting has no effect when GPIO<sub>x</sub> is configured as an analog or digital input.

The `GPIOx_DAT_IN` bits indicate the readback values at the GPIO<sub>x</sub> pins irrespective if the pins are configured as digital inputs or outputs. The `GPIOx_DAT_IN` bits read back 0b when GPIO<sub>x</sub> is configured as an analog input.

In addition, the following special functions are available:

- GPIO0/START can be configured as a START input. Set `GPIO0_CFG[1:0]` bits to 11b to configure the pin as a START input. Put the device into the power down mode first before programming GPIO0. See the [Starting and Stopping the Sequencer](#) section for details.
- $\overline{\text{DRDY}}$ /GPIO1 can be configured as a dedicated  $\overline{\text{DRDY}}$  output.
- GPIO2/CLKIN can be configured as an external clock input. Set `GPIO2_CFG[1:0]` bits to 11b to configure the pin as a clock input. See the [Clock Operation](#) section for details.
- GPIO3/ $\overline{\text{FAULT}}$  can be configured as a  $\overline{\text{FAULT}}$  indication output.

#### 7.3.12.1 $\overline{\text{DRDY}}$ Output

By default,  $\overline{\text{DRDY}}$ /GPIO1 is configured as a dedicated  $\overline{\text{DRDY}}$  output (i.e. `GPIO1_CFG[1:0] = 11b`). A falling edge on the  $\overline{\text{DRDY}}$  pin indicates the completion of new conversion data. The  $\overline{\text{DRDY}}$  output is always driven even when  $\overline{\text{CS}}$  is high. See the [Data Ready \( \$\overline{\text{DRDY}}\$ \) Pin](#) section and the  [\$\overline{\text{DRDY}}\$  Pin Behavior](#) section for more details.

#### 7.3.12.2 $\overline{\text{FAULT}}$ Output

Configure `GPIO3/ $\overline{\text{FAULT}}$`  as a  $\overline{\text{FAULT}}$  output by setting `GPIO3_CFG = 11b`. The  $\overline{\text{FAULT}}$  pin is low when any of the `ADC_REF_FAULTn`, `FIFO_FAULTn`, `INTERNAL_FAULTn`, `REG_WRITE_FAULTn` or `SPI_CRC_FAULTn` status bits are 0b to indicate a fault. Connect a pull-down resistor from `GPIO3/ $\overline{\text{FAULT}}$`  to GND to also detect potential device resets because the pin reverts back to a high-Z analog input during and after reset.

Use the `FAULT_PIN_BEHAVIOR` bit to select from the following  $\overline{\text{FAULT}}$  output behaviors:

- Static output. The  $\overline{\text{FAULT}}$  output is low when a fault occurred, otherwise the output is high.

- Heart beat output. The  $\overline{\text{FAULT}}$  output is low when a fault occurred, otherwise the output is a 50% duty-cycle signal with a frequency of  $f_{\text{MOD}}/256$ . The heart beat signal frequency can be monitored by the host to detect potential device clock faults.

### 7.3.13 Open Wire Current Source (OWCS)

The Open Wire Current Source (OWCS) on the ADS125H18 provides a diagnostic for a floating or “open wire” on the analog inputs. This is not a fully automated check. The user needs to perform several steps to use this feature. The basic idea is to measure resistance with the current sources with two conversions. If the input is floating, the measured resistance is higher than the predicted value. All OWCS tests are done on a single analog input. If measuring a differential signal using two AINn pins, each pin must be open-wire tested separately. The OWCS multiplexer (MUX) connects the current source to the appropriate input pin as selected by the STEPx\_AIN[4:0]. Bit settings of 00000b to 01111b are valid for STEPx\_AIN[4:0] when using the OWCS, all other settings - i.e. 10000b to 11111b - are ignored. Set the STEPx\_OWCS\_EN bit on the step configuration page x to enable the open wire current source.

The recommended sequence for performing an open wire check at an input pin AINn is:

- Sample an ADC conversion result (baseline) without the OWCS and store the result
- Enable the OWCS, allow time for settling
- Collect a second ADC conversion result with the OWCS enabled
- Calculate the delta in codes as %FSR between the two readings
- Compare the delta against the threshold value provided in [Table 7-29](#):
  - If  $\text{delta} > \text{threshold}$  → input can be floating
  - If  $\text{delta} < \text{threshold}$  → input is connected

**Table 7-29. OWCS Decision Thresholds**

DEVICE VARIANT	THRESHOLD
V12 ( $\pm 12\text{V}$ )	+17.4%
V20 ( $\pm 20\text{V}$ )	+23.8%
V40 ( $\pm 40\text{V}$ )	+24.4%

The conclusion for a floating input is not definite due to the following assumption: This open-wire test assumes that the input voltage is not changing between the first and second conversion. If this assumption does not hold, a false positive can occur. Also, if the source impedance is not equal to 0 for non-fault and infinite for a fault condition, then the delta between floating and connected state is reduced, making determining if the value is sufficiently above or below the threshold difficult.

The OWCS works with either internal voltage reference value or an external reference between 2V and AVDD. Due to the ratiometric nature of the OWCS measurement, the reference value does not affect the expected delta in readings.

The OWCS decision thresholds are calculated as follows:

The OWCS current magnitude linearly tracks  $V_{\text{REF}}$  with a nominal value of  $2\mu\text{A}/\text{V}$  of  $V_{\text{REF}}$  for the  $\pm 20\text{V}$  version of ADS125H18. The  $V_{\text{REF}}$  value used by the OWCS is derived from a node after the  $V_{\text{REF}}$  multiplexer. Thus, whatever reference, internal or external, supplies the modulator also is used by the OWCS. For a 2.5V  $V_{\text{REF}}$ ,  $\text{OWCS} = 2.5\mu\text{A}$ . For a 4.0V  $V_{\text{REF}}$ ,  $\text{OWCS} = 4.0\mu\text{A}$ . This relationship with  $V_{\text{REF}}$  allows the threshold value mentioned previously to be a fixed % of full scale (or code value or “output referred”), that is, the value is independent of  $V_{\text{REF}}$ . The OWCS also tracks SiCr resistance so variations in the attenuator absolute values of resistance cancels out as well.




Figure 7-28. Open Wire Detection Block Diagram

To calculate the expected deltas, see the block diagram in Figure 7-28. Note the IR drop across the OWCS Multiplexer (OWmux) switch is not seen by the ADC and also that the input multiplexer (INmux) resistance doesn't see the OW current. The first conversion (baseline) has the value  $V_{conv1} = V_{baseline}$ . The second conversion results in  $V_{conv2} = V_{baseline} + V_{IRdrop}$ . The delta between the conversions is  $V_{IRdrop}$  where the  $I_{V_{IRdrop}} = I(OWCS) \times R_{thev}$ .

The OWCS tracks Vref and drops out, resulting in:

$$\text{delta (\%FSR)} = (1\mu A/\Omega) \times (R_{thev})$$

For non-fault (non-open) sources, assume for now  $R_{src} = 0$ . Then:

$$R_{thev} = (R_1 \parallel (R_2/2))$$

For faulted (opened/floating) sources, assume for now  $R_{src} = \infty$ . Then:

$$R_{thev} = R_2/2$$


Table 7-30 shows the typical deltas expected between the two ADC conversions on both a "good" or non-fault input pin, and also on a "bad" or faulted (open/floating) input.

Table 7-30. OWCS Delta in %FSR Values

DEVICE VARIANT	TYPICAL DELTA (%FSR) $R_{src} = 0$ "non-fault"	TYPICAL DELTA (%FSR) $R_{src} = \infty$ "fault" or "open-wire"
V12 ( $\pm 12V$ )	+16.1%	+18.7%
V20 ( $\pm 20V$ )	+22.5%	+25.0%
V40 ( $\pm 40V$ )	+23.7%	+25.0%

To detect an open-wire condition, compare the measured delta against the threshold shown in Table 7-29. For example, if the delta is 22.9% ( $\pm 20V$  Variant), there is no indication of an open wire.

Note that the measured delta depends on the source impedance, however Table 7-30 assumes that the source impedance is infinite for the open wire condition. In a real system, if there is a wire break with some residual connectivity, the source impedance can practically be finite, and can be in the order of several hundred k $\Omega$  or several M $\Omega$ . Figure 7-29 shows the variation of the delta with the source impedance from 10 $\Omega$  to 10G $\Omega$ . Note that the delta is mostly constant from 10 $\Omega$  up to about 100k $\Omega$ , then starts increasing and then approaches the ideal value closely above 10M $\Omega$ .



**Figure 7-29. OWCS Delta vs Source Impedance**

Table 7-31 lists the delta values for a few source impedance values, based on the data from Figure 7-29.

**Table 7-31. OWCS Delta in %FSR Values for finite  $R_{src}$**

DEVICE VARIANT	TYPICAL DELTA (%FSR) $R_{src} = 100k\Omega$	TYPICAL DELTA (%FSR) $R_{src} = 1M\Omega$	TYPICAL DELTA (%FSR) $R_{src} = 10M\Omega$
V12 ( $\pm 12V$ )	+16.3%	+17.2%	+18.4%
V20 ( $\pm 20V$ )	+22.7%	+23.6%	+24.7%
V40 ( $\pm 40V$ )	+23.8%	+24.3%	+24.9%

The thresholds suggested in Table 7-29 represent a source impedance value of 1.3M $\Omega$  (V12) and 1.4M $\Omega$  (V20, V40) according to Figure 7-29 and Table 7-31, meaning any source impedance higher than this value is considered an open wire when using the recommended thresholds. If the source impedance in the system is in the order of 100k $\Omega$  or larger, a threshold higher than listed in Table 7-29 can be chosen.

Note the settling requirement for the OWCS as follows:


The OWCS turns on and off between steps as defined on two subsequent step configuration pages. Be sure to allow time for settling before beginning a conversion. Capacitance on the sensor output reacts with the ADS125H18 resistor attenuator and slows the settling when turning on or off the OWCS. A simplified analysis below assumes the resistance is  $R_1$  and settling to 5  $\tau$  or  $\approx 99\%$  of the final value. Verify that there is time to settle between conversions used to calculate the delta. Keeping the source capacitance as low as possible helps to speed up settling.

**Table 7-32. OWCS Settling Time**

$C_{src}$	TIME TO SETTLE TO 5 $\tau$ , 99%
1pF	26 $\mu$ s
10pF	80 $\mu$ s
100pF	620 $\mu$ s
1nF	6ms
10nF	60ms
100nF	600ms
1 $\mu$ F	6s

### 7.3.14 Open Wire Detection with ADC 0-code output

Some applications require that the ADC provides a 0-code output when the inputs are in an open wire condition. This is an alternative method to detect an open wire in the system.




**Figure 7-30. ADC Output for Open Wire Condition, RESP tied to AVDD**

Assume the device is in unipolar supply operation, as shown in Figure 7-30. Due to the internal biasing from the resistor network divider at each input, an open wire (floating input) generates a non-zero input signal at the ADC input as shown on the right side in Figure 7-30. Therefore, the ADC provides non-zero code output for an open wire input.

The ADS125H18 has the capability to generate a zero-code output when inputs are floating (due to open wire). This mode is available because RESN and RESP are independent pins on the ADS125H18. Connect both RESN and RESP pins to GND or DGND (i.e. 0V) for this feature, as shown in Figure 7-31. Operate the device with bipolar supplies as shown in Figure 7-31, if support of negative input voltages is required in this mode.

**Figure 7-31. ADC Output for Open Wire Condition, RESP and RESN tied to GND**



The diagram on the right side in Figure 7-31 demonstrates the floating wire condition when both RESN and RESP pins are connected to GND (0V), and the device is operated with bipolar supply. The differential voltage



at the ADC input is 0V, and the ADC outputs a conversion result close to 0-code in the open wire condition, as desired.

### 7.3.15 System Monitors

The ADS125H18 offer a set of system monitoring functions which can be routed to the buffer inputs internally for measurement through the input multiplexer. Use the STEP<sub>x</sub>\_SYS\_MON[3:0] bits (x = 0 to 31) to select from one of the following system monitors:

- The inputs of the high-impedance buffer can be shorted together to AVSS, to measure and calibrate the input offset of the internal signal chain.
- An integrated temperature sensor that provides an output signal proportional to the device temperature.
- The attenuated external reference voltage,  $(V_{REFP} - V_{REFN}) / 3$ .
- The attenuated analog and digital supplies,  $(AVDD / 3)$  and  $(DVDD / 3)$ , respectively.
- The internal subregulated supplies,  $(CAPA - AVSS) / 1$  and  $CAPD - DGND) / 1$ .
- The attenuated resistor divider network supply voltage,  $(RESP - RESN) / 3$ .

The AIN[4:0] bits have no effect when one of the system monitors is selected. The analog inputs as well as the TDAC muxed signals are disconnected from the input buffer when a system monitor is selected. The internal 2.5V diagnostic reference is used for all settings.

#### 7.3.15.1 Internal Short (Offset Calibration)

The system monitor offers the option to short both high-impedance buffer inputs (AINP and AINN) to AVSS. This option can be used to measure and calibrate the device offset by storing the result of the shorted input voltage reading in a microcontroller and consequently subtracting the result from each following reading. Take multiple readings with the inputs shorted and average the result to reduce the effect of noise.

#### 7.3.15.2 Internal Temperature Sensor

The ADS125H18 provides an integrated temperature sensors (TS) to measure the die temperature. The temperature sensor outputs a voltage that is proportional to the die temperature. The output voltage characteristic ( $TS_{Offset}$ ,  $TS_{TC}$ ) of the temperature sensor is specified in the [Specifications](#) section.

[Equation 26](#) shows how to convert the measured temperature sensor output voltage to die temperature:

$$\text{Die temperature [}^\circ\text{C]} = 25^\circ\text{C} + (\text{Measured voltage} - TS_{Offset}) / TS_{TC} \quad (26)$$

Make sure that the maximum temperature sensor output voltage that can occur in the application is smaller than  $V_{REF} = 2.5\text{V}$ .

#### 7.3.15.3 External Reference Voltage Readback

The system monitor allows to monitor the external voltage reference connected between the REFP and REFN pins. For this purpose, select the attenuated external reference voltage,  $(V_{REFP} - V_{REFN}) / 3$  for measurement.

#### 7.3.15.4 Power-Supply Readback

The system monitor allows to monitor both the analog and digital supplies, as well as internal subregulated supplies. For this purpose, select either the attenuated analog supply  $(AVDD / 3)$  or the attenuated digital supply  $(DVDD / 3)$  for measurement. Alternatively, select the internal subregulated supplies,  $(CAPA - AVSS) / 1$  or  $(CAPD - DGND) / 1$ .

#### 7.3.15.5 Resistor Divider Supply Readback

The system monitor allows to monitor the supplies connected to the resistor scaling network. For this purpose, the attenuated resistor divider network supply voltage,  $(RESP - RESN) / 3$ .

### 7.3.16 Monitor Flags, Indicators and Counters

The ADS125H18 provides a set of monitors with according status flags to detect and indicate specific device or system faults to the host. [Table 7-33](#) provides an overview of the available monitors. If a monitor detects a fault,



the according low-active fault flag is set to 0b. Most monitors can be enabled or disabled as required using a dedicated monitor enable bit. If a monitor detects a fault, the according low-active fault flag is set to 0b. Except for the communication-related monitor fault flags, the fault flags must be cleared to 1b by the host after the fault condition is removed. The communication-related SPI CRC fault flag resets to 1b automatically in the SPI frame following a frame where no communication fault occurred.

**Table 7-33. Monitor Overview**

MONITOR NAME	MONITOR ENABLE BIT	MONITOR FAULT FLAG	FAULT FLAG REGISTER LOCATION	FAULT FLAG RESET MECHANISM
<b>SUPPLY, ADC AND REFERENCE MONITORS</b>				
Reset	N/A	RESETn	STATUS_MSB	Write 1b to clear bit to 1b
AVDD undervoltage	N/A	AVDD_UVn	ADC_REF_STATUS	Write 1b to clear bit to 1b
Reference undervoltage	REF_UV_EN	REF_UVn	ADC_REF_STATUS	Write 1b to clear bit to 1b
Modulator Overrange	N/A	MOD_OVR_FAULTn	ADC_REF_STATUS	Write 1b to clear bit to 1b
<b>DIGITAL MONITORS</b>				
Register map CRC	REG_MAP_CRC_EN	REG_MAP_CRC_FAULTn	DIGITAL_STATUS	Write 1b to clear bit to 1b
Memory map CRC	N/A	MEM_INTERNAL_FAULTn	DIGITAL_STATUS	Reset or power-cycle the device
Register map CRC fault page indicator	REG_MAP_CRC_EN	CRC_FAULT_PAGE[5:0]	DIGITAL_STATUS	Cleared to default value (11111b = no fault) when the REG_MAP_CRC_FAULTn flag is cleared
FIFO overflow flag	N/A	FIFO_OFn	FIFO_SEQ_STATUS	Write 1b to clear bit to 1b.
FIFO underflow flag	N/A	FIFO_UFn	FIFO_SEQ_STATUS	Write 1b to clear bit to 1b.
FIFO CRC fault flag	N/A	FIFO_CRC_FAULTn	FIFO_SEQ_STATUS	Write 1b to clear bit to 1b.
GPIO readback	N/A	N/A	GPIO_DATA_INPUT	N/A
<b>COMMUNICATION MONITORS</b>				
SPI CRC	N/A	SPI_CRC_FAULTn	STATUS_LSB	Updates in every new SPI frame based on the CRC result of the previous SPI frame
Register access	N/A	REG_WRITE_FAULTn	STATUS_LSB	Updates with the next register write command

Every monitor in the ADS125H18 has a corresponding fault flag (see [Table 7-33](#)), that sets to 0b when the respective monitor detects a fault condition. As shown in [Table 7-33](#), the RESETn and communication related fault flags are located in the STATUS\_MSB or STATUS\_LSB register. However the ADC, reference, FIFO and memory related fault flags are grouped together in detailed status registers as shown in [Table 7-34](#). Instead of reading the STATUS\_MSB or STATUS\_LSB registers on demand using a register read command, the ADS125H18 can output a STATUS header as the first two bytes of every frame on SDO as described in the [Section 7.5.3.2](#) section. Enable the STATUS header transmission using the STATUS\_EN bit. The 16-bit STATUS header is a concatenation of the STATUS\_MSB[7:0] and STATUS\_LSB[7:0] register bits. To allow immediate indication of any of the ADC, reference, FIFO or memory related faults as part of the STATUS header, every detailed status register has a corresponding combined fault flag in the STATUS\_MSB or STATUS\_LSB register. That is, if any of the fault flags in the detailed status register set to 0b, then the combined fault flag sets to 0b as well.

**Table 7-34. Detailed Status Registers and Corresponding Combined Fault Flags**

DETAILED FAULT FLAGS FOR:	DETAILED FAULT FLAGS	DETAILED FLAG REGISTER LOCATION	COMBINED FAULT FLAG IN STATUS_MSB OR STATUS_LSB REGISTER
ADC and reference	AVDD_UVn	ADC_REF_STATUS	ADC_REF_FAULTn
	REF_UVn		
	MOD_OVR_FAULTn		
FIFO	FIFO_OFn	FIFO_SEQ_STATUS	FIFO_FAULTn
	FIFO_UFn		
	FIFO_CRC_FAULTn		
Memory / internal errors	MEM_INTERNAL_FAULTn	DIGITAL_STATUS	INTERNAL_FAULTn
	REG_MAP_CRC_FAULTn		

To clear a set combined fault flag to 1b, the host must clear all set fault flags in the corresponding detailed status register. Only after all fault flags in the detailed status register are cleared to 1b can the host clear the combined fault flag by writing 1b.

In addition to the monitors that detect faults in the device, the ADS125H18 also provides the indicators and counters shown in [Table 7-35](#), which provide feedback about the device state or behavior.

**Table 7-35. Indicator and Counter Overview**

INDICATOR OR COUNTER NAME	INDICATOR OR COUNTER BITS	INDICATOR OR COUNTER REGISTER LOCATION
Data ready indicator	DRDY	FIFO_SEQ_STATUS
Sequencer active	SEQ_ACTIVE	FIFO_SEQ_STATUS
Sequence step indicator	STEP_INDICATOR[4:0]	STATUS_MSB
ADC conversion counter	CONV_COUNT[3:0]	STATUS_LSB
FIFO depth indicator	FIFO_DEPTH[8:0]	FIFO_DEPTH_MSB, FIFO_DEPTH_LSB
Completed sequence counter	SEQ_COUNT[3:0]	FIFO_SEQ_STATUS

#### 7.3.16.1 Reset (RESETn flag)

The RESETn flag indicates if a device reset happened since the last time the bit is cleared to 1b. Write 1b to clear the RESETn bit to 1b.

#### 7.3.16.2 AVDD Undervoltage Monitor (AVDD\_UVn flag)

The AVDD undervoltage monitor detects if the analog supply dropped below the AVDD undervoltage threshold (TH<sub>AVDD\_UV</sub>). Write 1b to clear the AVDD\_UVn bit to 1b.

The AVDD undervoltage monitor is always active, except in power-down mode. AVDD\_UVn sets to 0b when entering power-down mode even when the AVDD supply did not drop below the AVDD undervoltage threshold.

The device does not reset when the analog supply drops below the AVDD threshold as long as the DVDD supply is still present.

#### 7.3.16.3 Reference Undervoltage Monitor (REV\_UVn flag)

The reference undervoltage monitor detects if the reference voltage selected by the REF\_SEL[1:0] bits dropped below the reference undervoltage threshold (TH<sub>REF\_UV</sub>). Write 1b to clear the REV\_UVn bit to 1b. Enable the reference undervoltage monitor using the REF\_UV\_EN bit. However, the reference undervoltage monitor stops in standby and power-down mode.

#### 7.3.16.4 Modulator Overrange Monitor (MOD\_OVR\_FAULTn flag)

The Modulator Overrange flag (MOD\_OVR\_FAULTn) indicates modulator saturation occurred during the conversion cycle. The flag is valid at the end of the conversion cycle. See the [Modulator](#) sections for details on the modulator and the modulator saturation flag.

### 7.3.16.5 Register Map CRC (REG\_MAP\_CRC\_FAULTn flag)

The REG\_MAP\_CRC\_FAULTn flag indicates if a register map CRC fault occurred. Enable the register map CRC using the REG\_MAP\_CRC\_EN bit. However the register map CRC stops in standby and power-down mode. Write 1b to clear the REG\_MAP\_CRC\_FAULTn bit to 1b.

The register map CRC is used to check the register map contents for unintended changes. Each register page has a separate CRC register: The CRC register for the Status and General Configuration Page is the REG\_MAP\_CRC register, and the CRC register for each sequence step page is the corresponding STEPx\_REG\_MAP\_CRC register (x = 0 to 31). Write a new register map CRC code to the REG\_MAP\_CRC or STEPx\_REG\_MAP\_CRC register whenever the registers are changed. For each page, the CRC code is calculated over the register addresses shown in Table 7-36. The ADC continuously compares the CRC code written to the CRC register to an internally calculated value. If the values do not match, the REG\_MAP\_CRC\_FAULTn bit in the DIGITAL\_STATUS register is set. If set, correct the register values or update the CRC code then write 1b to the REG\_MAP\_CRC\_FAULTn bit to clear the error flag. The CRC\_FAULT\_PAGE[5:0] bits in the DIGITAL\_STATUS register indicate which register page showed a CRC error when the REG\_MAP\_CRC\_FAULTn indicates a CRC fault. This field is cleared to default value (111111b = no fault) when the REG\_MAP\_CRC\_FAULTn flag is cleared.

**Table 7-36. Registers used in CRC**

Register Page	Registers used for CRC Calculation <sup>(1)</sup>
Status and General Configuration Page	0x12 to 0x18 0x20 to 0x2D 0x30 to 0x32
Step Configuration Page (0 to 31)	0x00 to 0x10

(1) All reserved (unused) bits set to 0b for CRC calculation.

The register map CRC code computation is the same as the one shown in the [SPI CRC](#) section.

Set the REG\_MAP\_CRC\_EN bit to 1b (enabled) when calculating the CRC code on the Status and General Configuration Page because this bit must be set to enable the CRC check.

Use the following procedure to change register bits without accidentally causing a REG\_MAP\_CRC\_FAULTn indication:

- Disable the register map by setting REG\_MAP\_CRC\_EN = 0b
- Wait the fault response time  $t_{p(\text{REG\_MAP\_CRC})}$
- If the REG\_MAP\_CRC\_FAULTn flag is set to 0b, clear the fault flag by writing 1b to the REG\_MAP\_CRC\_FAULTn bit
- Optional: Verify the REG\_MAP\_CRC\_FAULTn fault flag is cleared to 1b
- Change the device register bits as needed
- Update the REG\_MAP\_CRC[7:0] bits based on the new register map settings
- Enable the register map CRC by setting REG\_MAP\_CRC\_EN = 1b

Register bits can also be changed while the register map CRC is enabled, as discussed in the following procedure, but can cause unintended REG\_MAP\_CRC\_FAULTn indications.

- Change the register bits as needed while the register map CRC is enabled
- Update the REG\_MAP\_CRC[7:0] bits based on the new register map settings
- Wait the fault response time  $t_{p(\text{REG\_MAP\_CRC})}$
- If the REG\_MAP\_CRC\_FAULTn flag is set to 0b, clear the fault flag by writing 1b to the REG\_MAP\_CRC\_FAULTn bit
- Optional: Verify the REG\_MAP\_CRC\_FAULTn fault flag is cleared to 1b

### 7.3.16.6 Memory Map CRC (MEM\_INTERNAL\_FAULTn flag)

The MEM\_INTERNAL\_FAULTn flag indicates if a memory map CRC fault occurred, or if a wrong register page is selected internally.

Similar to the register map CRC, the device uses a memory map CRC to check the internal memory for random bit changes. Changes to the internal memory bits can cause undetermined device behavior or degraded device performance. The memory map CRC is always enabled, except in standby and power-down mode, and constantly calculates the CRC value across the internal memory map. The device compares the calculation result against a memory map CRC value that is stored in the memory map in production. If the internal calculation result and the stored memory map CRC value do not match, the MEM\_INTERNAL\_FAULTn flag is set to 0b. No other action is taken by the device in the event of a memory map CRC fault.

The CRC calculation is implemented serially, one memory map word per internal clock oscillator period. Therefore random bit changes are not indicated immediately in the MEM\_INTERNAL\_FAULTn flag, but can take up to  $t_{p(MEM\_MAP\_CRC)}$ .

The MEM\_INTERNAL\_FAULTn flag is also set to 0b if a wrong page is selected internally (the PAGE\_INDICATOR does not match the PAGE\_POINTER).

In case of a memory map CRC fault or wrong page selected fault, which both trigger the MEM\_INTERNAL\_FAULTn flag, write 1b to the MEM\_INTERNAL\_FAULTn bit to clear the fault flag to 1b. Perform a power cycle or reset the device if the fault flag continues to set to 0b.

#### 7.3.16.7 FIFO Overflow (FIFO\_OFn flag) and FIFO Underflow (FIFO\_UFn flag)

The FIFO overflow flag (FIFO\_OFn) detects an overflow condition in the FIFO buffer, and the FIFO underflow flag (FIFO\_UFn) detects an underflow condition in the FIFO buffer. Both flags are only available when the FIFO is enabled. See the [FIFO Buffer](#) section for details about the FIFO overflow flag and FIFO underflow flag implementation.

#### 7.3.16.8 FIFO CRC Fault (FIFO\_CRC\_FAULTn flag)

The FIFO CRC fault flag (FIFO\_CRC\_FAULTn flag) detects a CRC error during FIFO read. This flag is only available if the FIFO is enabled. See the [FIFO Buffer](#) section for details about the FIFO CRC implementation.

#### 7.3.16.9 GPIO Readback

All available GPIOs in ADS125H18 provide an independent readback path when the respective GPIO is configured as digital output. That means an input receiver circuit independent from the output driver circuit detects the voltage level driven on the GPIO pin. The result of the readback is displayed in the according STEPx\_GPIOn\_DAT\_IN bits ( $x = 0$  to 31,  $n = 0$  to 3).

#### 7.3.16.10 SPI CRC Fault (SPI\_CRC\_FAULTn flag)

The SPI\_CRC\_FAULTn flag indicates if a SPI CRC fault occurred on SDI in the previous SPI frame. The execution of the command in the frame where the SPI CRC fault occurred is blocked. Instead, a no operation command is executed. Commands in following frames are not blocked. The SPI\_CRC\_FAULTn bit updates in every new SPI frame based on the CRC result of the previous SPI frame. Enable the SPI CRC using the SPI\_CRC\_EN bit. In addition, enable the transmission of the STATUS word using the STATUS\_EN bit to get notified about any SPI CRC faults. See the [SPI CRC](#) section for details about the SPI CRC implementation.

#### 7.3.16.11 Register Write Fault (REG\_WRITE\_FAULTn flag)

The REG\_WRITE\_FAULTn flag indicates if a write access to an invalid register address occurred. This flag sets when an invalid register address is written to, and updates at the next register write command. Reading from an invalid register address does not set the flag, but can be detected from the address indication inside the SPI frame of the read command.

#### 7.3.16.12 DRDY Indicator (DRDY bit)

The DRDY bit is the inverse of the  $\overline{DRDY}$  pin. Enable the transmission of the STATUS header using the STATUS\_EN bit to leverage the DRDY bit indication. The DRDY bit indicates if the conversion data read within the current SPI frame are new or are repeated data from the last read operation. Polling the DRDY bit using the register read command is not reliable, because the DRDY bit reads 0b in most cases.

### 7.3.16.13 Sequencer Active Indicator (SEQ\_ACTIVE bit)

The sequencer active indicator bit (SEQ\_ACTIVE bit) indicates if conversions are currently ongoing or if conversions stopped and the device is in idle, standby or powerdown mode.

This bit sets when the sequencer is enabled and a start condition is initiated on the START pin or setting the START bit. The bit resets automatically when the device enters standby mode or idle mode after the sequence has finished (by either stop bit or reaching the end of the sequence).

See the [Channel Auto-Sequencer](#) section for details on the sequencer operation, including the available sequencer modes.

### 7.3.16.14 Sequence Step Indicator (STEP\_INDICATOR[4:0])

The sequence step indicator (STEP\_INDICATOR[4:0]) indicates the step page configuration that is used for the latest conversion result, which is currently available for readout. The step indicator resets to 00h after a device reset, in powerdown mode, or when writing to the SEQUENCER\_CFG register. At the same time the conversion counter (CONV\_COUNT[3:0]) resets to Fh, the sequence counter (SEQ\_COUNT[3:0]) resets to 0h, and the conversion data clears.

See the [Channel Auto-Sequencer](#) section for details on the sequencer operation, including the available sequencer modes, and for details on the sequencer indicators.

### 7.3.16.15 ADC Conversion Counter (CONV\_COUNT[3:0])

The conversion counter (CONV\_COUNT[3:0]) increments every time a new conversion completes. After reaching a counter value of Fh, the counter rolls over to 0h with the completion of the next conversion.

The counter only resets to Fh in powerdown mode, after a device reset, or when writing to the SEQUENCER\_CFG register. At the same time the sequence step indicator (STEP\_INDICATOR[4:0]) resets to 00h, the sequence counter (SEQ\_COUNT[3:0]) resets to 0h, and the conversion data clears. At the completion of the first conversion after reset, powerdown, or after writing to the SEQUENCER\_CFG register, the counter reads 0h. When the sequencer is enabled (SEQ\_MODE[1:0] = 10b or 11b), the counter always reads 0h for the first conversion of a step. When the sequencer is disabled (SEQ\_MODE[1:0] = 00b or 01b), the counter value does not return to 0h if conversions with a new step page configuration complete.

When the conversion counter is output as part of the STATUS header (STATUS\_EN = 1b), the device makes sure that the conversion counter value always matches to the ADC conversion result that is output in the same SPI frame.

Reset the counter to Fh by writing to the SEQUENCER\_CFG register before starting a conversion with a new step page configuration if desired.

### 7.3.16.16 FIFO Depth Indicator (FIFO\_DEPTH[8:0])

The FIFO depth indicator (FIFO\_DEPTH[8:0] bits) reports the depth of the FIFO, which is the difference between the FIFO write pointer and read pointer. The indicator is only available when the FIFO is enabled. See the [FIFO Buffer](#) section for details about the FIFO depth indicator.

### 7.3.16.17 Completed Sequence Counter (SEQ\_COUNT[3:0])

The sequence counter (SEQ\_COUNT[3:0]) indicates the progression through multiple sequence runs. When SEQ\_MODE[1:0] = 11b, the sequence counter indicates which sequence run the latest conversion result belongs to, which is currently available for readout. The sequence counter increments with the completion of the first conversion of a new sequence run. At the completion of the first conversion of the first sequence run, the counter reads 0h. At the completion of the first conversion of the second sequence run, the counter reads 1h. After reaching a counter value of Fh, the counter rolls over to 0h with the completion of the first conversion of the next sequence run.

The counter resets to 0h at the completion of the first conversion after setting the START bit to 1b or at the rising edge of the START pin. When writing to the SEQUENCER\_CFG register, in powerdown mode, or after a device reset, the counter resets to 0h immediately. At the same time the sequence step indicator

(STEP\_INDICATOR[4:0]) resets to 00h, the conversion counter (CONV\_COUNT[3:0]) resets to Fh, and the conversion data clears. The sequence counter always reads 0h when SEQ\_MODE[1:0] = 00b, 01b, or 10b.

See the [Channel Auto-Sequencer](#) section for details on the sequencer operation, including the available sequencer modes.

### 7.3.17 Test DAC (TDAC)

The ADS125H18 includes a test voltage digital-to-analog converter (TDAC) intended for ADC self-testing and verification. The 5-bit TDAC is capable of providing single-ended test voltages. The minimum TDAC output is 1/32 of the auxiliary voltage reference. The maximum TDAC output is equal to the auxiliary voltage reference.

As shown in the [Functional Block Diagram](#), the unbuffered (and more accurate) TDAC output can also be directly connected to the high-impedance buffer inputs AINP and AINN. Set the STEP<sub>x</sub>\_TDAC\_SEL[4:0] to 00001b (positive input) or 00010b (negative input) to use this mode. The other input is connected to AVSS in each case. In this mode, the input multiplexer is forced open. If the user also selects a System Monitor using STEP<sub>x</sub>\_SYS\_MON[3:0] at the same time, the System Monitor has priority and the unbuffered TDAC is not used.

When using the buffered TDAC, a dedicated multiplexer routes the TDAC to the selected input as defined by the STEP<sub>x</sub>\_TDAC\_SEL[4:0] bits. The input multiplexer selection is unaffected. Set the STEP<sub>x</sub>\_TDAC\_SEL[4:0] to 10011b to route the buffered TDAC output to the REFP/TDACOUT pin. Note that the TDAC output is routed to the output of the resistor attenuator output of the selected input channel, which is the input node of the input multiplexer, as shown in the [Functional Block Diagram](#).

Table 7-37 shows all available configurations of the TDAC multiplexer.

**Table 7-37. TDAC Multiplexer Configurations**

STEP <sub>x</sub> _TDAC_SEL[4:0] 0] (x = 0 to 31)	DESCRIPTION
00000b	Mux open, TDAC not connected
00001b	TDAC unbuffered to positive input; negative input is connected to AVSS
00010b	TDAC unbuffered to negative input, positive input is connected to AVSS
00011b	Buffered TDAC to AIN0 attenuator output
00100b	Buffered TDAC to AIN1 attenuator output
00101b	Buffered TDAC to AIN2 attenuator output
00110b	Buffered TDAC to AIN3 attenuator output
00111b	Buffered TDAC to AIN4 attenuator output
01000b	Buffered TDAC to AIN5 attenuator output
01001b	Buffered TDAC to AIN6 attenuator output
01010b	Buffered TDAC to AIN7 attenuator output
01011b	Buffered TDAC to AIN8 attenuator output
01100b	Buffered TDAC to AIN9 attenuator output
01101b	Buffered TDAC to AIN10 attenuator output
01110b	Buffered TDAC to AIN11 attenuator output
01111b	Buffered TDAC to AIN12 attenuator output
10000b	Buffered TDAC to AIN13 attenuator output
10001b	Buffered TDAC to AIN14 attenuator output
10010b	Buffered TDAC to AIN15 attenuator output
10011b	Buffered TDAC to REFP/TDACOUT pin
all other codes	Mux open, TDAC not connected



Set the STEP<sub>x</sub>\_TDAC\_VAL[4:0] bits to select the TDAC output value. The auxiliary reference value is the same as the value selected for the ADC reference by the REF\_VAL bit on the general configuration page (01b = 2.5V, and 1b = 4.096V). Table 7-38 shows the TDAC output voltages depending on the STEP<sub>x</sub>\_TDAC\_VAL[4:0] bits and REF\_VAL values.


**Table 7-38. TDAC Output Voltage**

STEP <sub>x</sub> _TDAC_VAL L[4:0] (x = 0 to 31)	Value on TDAC	Value for REF_VAL = 0b (2.5V)	Value for REF_VAL = 1b (4.096V)
00000b	$(1 / 32) \times$ Auxiliary Vref	0.078V	0.128V
00001b	$(2 / 32) \times$ Auxiliary Vref	0.156V	0.256V
...	...	...	...
nnnnn	$((nnnnn + 1) / 32) \times$ Auxiliary Vref	...	...
11110b	$(31 / 32) \times$ Auxiliary Vref	2.422V	3.968V
11111b	$(32 / 32) \times$ Auxiliary Vref	2.5V	4.096V

### 7.3.18 Parallel Post Filters

The ADS125H18 integrates parallel post filters to enable filter notches at targeted frequencies without reducing the data rate.

As shown in Figure 7-32, up to 8 post filters are available to use in parallel. These filters are cascaded moving average filters. The filter order and number of averages are user programmable. The post filters are similar to traditional sinc filters with the difference that there is no decimation within the parallel filters. The input data rate of each post filter equals the output data rate once the filter is settled.



**Figure 7-32. Parallel Post Filter Block Diagram**


The sequencer must be enabled to use the post filters. The parallel filters are reset whenever the sequencer starts or restarts.

### 7.3.18.1 Configuring the Parallel Post Filters

The post filters 0 to 7 are assigned to corresponding sequence steps 0 to 7. Any other step enabled in a sequence cannot be post filtered and is ignored. When a post filter is used on a sequence step, the number of conversions for that step is forced to 1. The main filter OSR and conversion-start delay time are as configured in the active step page: For example, the STEP0\_FLTR\_CFG register sets the filter configuration for the step 0 and the post filter 0, and the STEP0\_DELAY\_MSB\_CFG and STEP0\_DELAY\_LSB\_CFG registers set the delay time which is inserted before the first ADC conversion of each sequence step.

The post filters are individually enabled by the PF<sub>n</sub>\_EN (n = 0 to 7) register bits. Each enable corresponds to the respective step number. For example, PF3\_EN enables the post filter for sequence step 3. Disabling a post filter saves power. Note the associated sequencer step must be enabled to use the post filter. If the sequencer is disabled, the PF<sub>n</sub>\_EN (n = 0 to 7) bits are ignored.

Figure 7-33 depicts the timing sequence for the example of all 8 post filters enabled, and sinc4 filter option is selected in the digital decimation filter. Each sequence step corresponds to one post filter, meaning one channel. Due to the number of conversions forced to 1, each sequence step is comprised of the programmable delay and only one fully settled conversion result before switching to the next step/channel.



**Figure 7-33. Parallel Post Filter Timing Diagram**

Equation 27 describes the transfer function of each post filter:

$$H(z) = \left( \frac{1 + z^{-1} + \dots + z^{-(N-1)}}{N_{avr}} \right)^{M_{ord}} \quad (27)$$

where:

- $N_{avr}$  is the number of averages set by the PF\_AV[1:0] bits
- $M_{ord}$  is the filter order set by the PF\_CFG bit

The number of averages within the post filters and the filter order settings apply to all 8 post filters. Table 7-39 shows the available options for the number of averages, and Table 7-40 shows the available options for the filter order. The post filters are reset whenever PF\_AV[1:0] or PF\_CFG are changed or whenever the main filter is reset.

**Table 7-39. Parallel Post Filter Average Control**

PF_AV[1:0]	NUMBER OF AVERAGES
00	4
01	8
10	16
11	16



**Table 7-40. Parallel Post Filter Order Control**

PF_CFG	POST FILTER ORDER
0	1 (similar to sinc 1)
1	3( similar to sinc 3)

A post filter bypass control exists for each post filter, using the PF<sub>n</sub>\_BYPASS (n = 0 to 7) bits. This control allows the user to select data before or after the post filter. The user can for example monitor the faster main filter output while the post filter is processing the data and then at a later time retrieve the averaged value. If PF<sub>n</sub>\_BYPASS = 0, the corresponding post filter is enabled. If PF<sub>n</sub>\_BYPASS = 1, the post filter is bypassed. Post filter bypass can be changed as the sequencer is running, allowing the user to dynamically read data before or after the post filter. PF<sub>n</sub>\_BYPASS does not switch the output data right away. PF<sub>n</sub>\_BYPASS just tells the sequencer which data is put into the output data buffer when new data is generated, either the main filter data or the post filter data. All sequence steps share the same output data buffer. The output data buffer is updated only when new data is generated, either the main filter data or the post filter data depending on PF<sub>x</sub>\_BYPASS setting of the active step. If the sequencer is disabled, the PF<sub>n</sub>\_BYPASS (n = 0 to 7) bits are ignored.

If all post filters are disabled (when not using the post filters), when PF<sub>n</sub>\_EN = 0 (n = 0 to 7), make sure that all PF<sub>n</sub>\_BYPASS (n = 0 to 7) bits are set to the default value PF<sub>n</sub>\_BYPASS = 1 (n = 0 to 7). Setting any of the PF<sub>n</sub>\_BYPASS (n = 0 to 7) bits to 0 can enable the post filters unintentionally, even if all enable bits PF<sub>n</sub>\_EN = 0 (n = 0 to 7) are set to 0.

### 7.3.18.2 Frequency Response of the Parallel Post Filters

The data rate of the post filter results from the data rate of the main filter (meaning the digital decimation filter shown in [Figure 7-32](#)) and the number of channels. [Equation 28](#) defines the data rate of the main filter assuming sinc4 decimation:

$$f_{\text{ADCdata}} = \frac{f_{\text{MOD}}}{\text{Delay} + 4 \times \text{OSR}} \quad (28)$$

where:

- $f_{\text{MOD}}$  is the modulator frequency
- OSR is the oversampling ratio set by the STEP<sub>x</sub>\_FLTR\_OSRR[4:0] bits
- Delay is the delay time which is inserted before the first ADC conversion of each sequence step, set by the STEP<sub>x</sub>\_DELAY[15:0] bits

[Equation 29](#) describes the post filter data rate, which is also the scan rate of the sequencer (that is, the frequency at which the sequencer repeats operation):

$$f_{\text{PFdata}} = \frac{f_{\text{ADCdata}}}{\text{channel\_num}} = \frac{f_{\text{MOD}}}{(\text{Delay} + 4 \times \text{OSR}) \times \text{channel\_num}} \quad (29)$$

where:

channel\_num is the number of channels with post filters enabled (typically 2, 4, or maximum of 8)

A straightforward way to confirm the scan rate by measurement is to configure  $\overline{\text{DRDY}}$  to toggle every time the sequencer repeats, meaning at the end of each completed sequence. This way the user can measure the sequence rate directly.

The frequency response of all enabled post filters is the same, and is set by the filter configuration (number of averages N and filter order M) and the post filter data rate (which is the scan rate).


[Equation 30](#) defines the notch frequency for each parallel post filter:

$$f_{\text{PFnotch}} = \frac{f_{\text{PFdata}}}{\text{Navr}} = \frac{f_{\text{MOD}}}{(\text{Delay} + 4 \times \text{OSR}) \times \text{channel\_num} \times \text{Navr}} \quad (30)$$

where:


Navr is the number of averages set by the PF\_AV[1:0] bits

For example, assuming the modulator frequency is 12.8MHz, the sinc4 OSR is set to 128, and the delay is set to 488, with 8 channels enabled, the post filter data rate/scan rate is 1.6kHz and the notch frequency with Navr = 4 is 400Hz. [Figure 7-34](#) shows the frequency response for each postfilter in this configuration.



**Figure 7-34. Parallel Post Filter Frequency Response, 4 averages and scan rate of 1.6kHz**

In another example, if modulator frequency is 12.8MHz, sinc4 OSR is 512, and the delay set to 1285, with 8 channels enabled, the post filter data rate/scan rate is 480Hz and the notch frequency with Navr = 8 is 60Hz. [Figure 7-35](#) shows the frequency response for each postfilter in this configuration.



**Figure 7-35. Parallel Post Filter Frequency Response, 8 averages and scan rate of 480Hz**

Using the filter order Mord = 3 (similar to a sinc3) results in a wider notch than filter order Mord = 1 (similar to a sinc1) with the cost of longer latency, see [Figure 7-34](#) and [Figure 7-35](#). Note that total frequency response for a given step using a post filter is the composite of the main filter and the post filter responses.

### 7.3.18.3 Settling Times and DRDY Behavior When Using the Post Filters

While the input and output data rates are the same (when settled), there is skew between these as the parallel filter needs time to process the inputs. [Table 7-41](#) shows additional delays for DRDY transition due to the internal processing in the post filters, and [Table 7-42](#) shows the settling time for different post filter configurations.


**Table 7-41. Parallel Post Filter Processing Time ( $\overline{\text{DRDY}}$  delay)**

NUMBER OF AVERAGES	DRDY DELAY TIME IN MODCLKs	
	PF ORDER 1	PF ORDER 3
4	5	15
8	9	27
16	17	51

**Table 7-42. Parallel Post Filter Settling Time**

NUMBER OF AVERAGES	PF ORDER 1	PF ORDER 3
4	4 <sup>th</sup> data is settled	10 <sup>th</sup> data is settled
8	8 <sup>th</sup> data is settled	22 <sup>nd</sup> data is settled
16	16 <sup>th</sup> data is settled	46 <sup>th</sup> data is settled

The behavior of the  $\overline{\text{DRDY}}$  pin when using the post filters is set by the DRDY\_CFG[1:0] bits, to transition either after each completed conversion, or after each sequence step or after a sequence is complete, see the [Auto-Sequencer and DRDY Behavior](#) section for details. However after a sequencer start, when the parallel post filters are enabled and the post filter output is selected as the data output (PFn\_BYPASS = 0),  $\overline{\text{DRDY}}$  transitions for the first time only if the post filter has settled as defined in [Table 7-42](#). Thereafter,  $\overline{\text{DRDY}}$  transitions as defined by the DRDY\_CFG[1:0] bits, but with an additional delay specified in [Table 7-41](#). The additional delay as shown in [Table 7-41](#) adds on to the inherent delay of the calibration engine, which is inserted after the main filter is settled (i.e. after every 4<sup>th</sup> ADC conversion result in the sinc4 case), as a constant delay 6.5 modulator clock cycles. For example in the case of 4 averages and post filter order 1, the total delay for each  $\overline{\text{DRDY}}$  transition with respect to the completion of ADC settled conversion result is 6.5 + 5 = 11.5 modulator clock periods. [Figure 7-36](#) illustrates this behavior for the configuration where number of averages = 4, PF order = 1, and channel\_num = 8. The first  $\overline{\text{DRDY}}$  transition occurs after the 25<sup>th</sup> ADC data in this case, see [Figure 7-36](#).



**Figure 7-36. DRDY Behavior When Using the Post Filters**

### 7.3.18.4 Examples of Recommended Post Filter Settings

Table 7-43 shows examples for some commonly used notch-frequencies and how to implement them with specific post-filter settings. The top 5 rows show the recommended configuration settings for the postfilters (how many post filters, meaning channels are enabled, number of averages, OSR, and delay with a given modulator frequency), and the bottom 3 rows show the calculated performance in terms of ADC data rate, scan rate and post filter notch frequency.

**Table 7-43. Post Filter Configurations for Common Notch-frequencies**

# of Ch	8	8	8	8	8	4	4	4	4	4	2	2	2	2	2
Navr	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
SINC4 OSR	128	1024	1024	4000	8000	256	2048	4000	8000	16000	512	4000	8000	16000	32000
DELAY	488	2570	3904	7952	8000	976	5141	0	15904	16000	1952	10666	0	31808	32000
f_MOD (MHz)	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8	12.8
ADC data rate (kHz)	12.800	1.920	1.600	0.534	0.320	6.400	0.960	0.800	0.267	0.160	3.200	0.480	0.400	0.134	0.080
Scan rate (kHz)	1.600	0.240	0.200	0.067	0.040	1.600	0.240	0.200	0.067	0.040	1.600	0.240	0.200	0.067	0.040
Notch frequency f_notch (Hz)	400.0	60.0	50.0	16.7	10.0	400.0	60.0	50.0	16.7	10.0	400.0	60.0	50.0	16.7	10.0

### 7.3.19 Chip Select Forwarding


The ADS125H18 offers a chip select forwarding (CS-FWD) function which can be used to pass SPI control to other devices. When this feature is enabled, a new command frame frequently called User Datagram Protocol (UDP) is used to communicate with the ADS125H18 as well as other devices. The CS-FWD function allows controlling the CS of other devices through the ADS125H18. If the user does not enable the CS-FWD function as described in the [Configuring the CS forward feature](#) section, then normal SPI communication is assumed by the ADS125H18.

The CS-FWD feature allows to reduce the number of isolation channels in the system and enables seamless communication between the microcontroller on one side of the isolation barrier and multiple chips (including the ADS125H18) on the other side. In contrast to the alternative method of Daisy-Chain connection, the CS-FWD function does not increase the length of the SPI frame proportionally with the number of the target devices. Thus, the CS-FWD has the benefit of avoiding inefficient long SPI frames.

In general, there are three User Datagram Protocol (UDP) host controller modes of operation: UDP Phase0-CS, UDP Phase1-CS and UDP Secondary-CS. The ADS125H18 only supports the UDP Phase0-CS mode (which uses the same phase of CS, active low).

An example of the phase0-CS mode connectivity is shown in [Figure 7-37](#). The host device (denoted MCU host - for example, a microcontroller) provides SDI, SDO, SCLK and the CS. In this mode, the CS of the host device is transferred. Phase0-CS mode uses the same phase of CS, meaning active low, to transfer subsequent CS pulses to the secondary device (SPI Dest1 to Dest4 in [Figure 7-37](#)). The multi-purpose GPIO pins are used in that mode to transfer the CS signal to the destination device (see the [Configuring the CS forward feature](#) section for details). The red lines in [Figure 7-37](#) indicate a situation where destination device 1 is selected as the target device for communication.

Add pullup resistors (as shown in [Figure 7-37](#)) to the GPIO pins which are intended to be used for CS forwarding. This is not mandatory, but can keep the node high by default, for example, in a power-up condition, avoiding unintentional communication to a target device which is not selected.



**Figure 7-37. CS Forward Block Diagram**

### 7.3.19.1 Configuring the CS forward feature

Write 010111b to the CS\_FWD\_EN\_CODE[5:0] register to enable the CS-FWD function. Set the GPIO<sub>n</sub>\_FWD\_EN bits (n = 0 to 3) to configure each corresponding GPIO pin as a  $\overline{\text{CS}}$  output on the ADS125H18. Note that for each pin having the GPIO<sub>n</sub>\_FWD\_EN bit set, the corresponding GPIO<sub>n</sub>\_CFG bits must be programmed to digital output functionality (bit setting 10b).

Table 7-44 shows an overview of the register bits used to configure the CS-FWD feature.

Configure the TIMEOUT\_SEL[1:0] bits as described in the [CS Forward Timeout](#) section.

**Table 7-44. CS Forward Configuration Bits**

REGISTER BITS	DESCRIPTION
CS_FWD_EN_CODE[5:0]	CS Forward feature enable. Write 010111b to enable the CS Forward feature.
TIMEOUT_SEL[1:0]	Timeout enable and duration selection.

**Table 7-44. CS Forward Configuration Bits  
(continued)**

REGISTER BITS	DESCRIPTION
GPIOn_FWD_EN	Enable bit to configure GPIO pin as a CS forward output
GPIOn_CFG	GPIO configuration bits - set to 10b (digital output) if pin is used for CS-FWD

The digital output mode of the GPIO pin can be used to keep the CS input of any destination device high when the CS-FWD mode is not active: Set the corresponding GPIO data output to 1b using the STEP<sub>x</sub>\_GPIOn\_DAT\_OUT bit of the step configuration page which is currently pointed to by STEP\_INIT.

In summary, a recommended sequence for starting operation of the CS-FWD mode is as follows (n is the index of all GPIOs which is used for CS-FWD):

- Set GPIOn output state high on the step page x pointed to by STEP\_INIT, by setting STEP<sub>x</sub>\_GPIOn\_DAT\_OUT to 1b.
- Configure GPIOn as digital output using the GPIOn\_CFG bits, setting 10b.
- Select GPIO to be CS-FWD using the GPIOn\_FWD\_EN bits.
- Send the CS-FWD enable register (010111b) and set the timeout.
- Send first header frame to the CS-FWD controller.

### 7.3.19.2 CS Forward Timeout


The ADS125H18 offers a timeout feature. Use the TIMEOUT\_SEL[1:0] bits to enable the timeout feature and select the timeout duration.

Table 7-45 shows the options available for the timeout duration.

**Table 7-45. Timeout enable and duration options**

TIMEOUT_SEL[1:0]	DESCRIPTION
00b	Timeout disable
01b	Timeout enable with the short timeout, 256 CLKIN cycles
10b	Timeout enable with the medium length timeout, 2048 CLKIN cycles
11b	Timeout enable with the long timeout, 16384 CLKIN cycles

When enabled, the timeout checks that a rising edge of  $\overline{CS}$  happens within the selected number of CLKIN cycles after a  $\overline{CS}$  falling edge. If no rising edge is detected, timeout happens. When a timeout occurs, the rest of the SPI frame on SDI is ignored before the rising edge of  $\overline{CS}$ . A new SPI transaction starts at the next  $\overline{CS}$  falling edge, see Figure 7-38.



**Figure 7-38. Timeout Diagram**

The timeout feature improves the communication error tolerance: without a timeout capability, the communication can be lost if there are communication errors. Note that the timeout feature is only available in the CS-FWD mode.

### 7.3.19.3 CS Forward Header, Frame, and State Diagram

After the CS-FWD mode is enabled, the UDP communication is started by sending the CS Forward Header frame as shown in [Table 7-46](#). The first byte on SDI includes the CS forward index or SPI index as 4 MSBs. This is the destination device selection, 0h00 to 0h03 where 0h00 is destination device 1, 0h01 is destination device 2 and so on. The first byte on SDI also includes the number of frames to be transferred as 4LSBs. The second byte on SDI includes the CRC for the preceding data, if CRC is enabled. The third byte (do not care) is always required: When in CS-FWD mode, three bytes per frame are always required for the header frame to communicate with the CS-FWD controller.

**Table 7-46. CS Forward Header Frame**

SIGNAL	1 <sup>st</sup> BYTE	2 <sup>nd</sup> BYTE	3 <sup>rd</sup> BYTE
SDI	SPI index (4 MSBs) and frame# bits (4 LSBs)	CRC (if CRC enabled)	Don't care
SDO	FFh	1 <sup>st</sup> byte received on SDI	CRC check result (if CRC enabled)

The SPI index (4 MSBs) of the first byte in the header indicates which destination device is selected, [Table 7-47](#) describes the exact mapping of these bits to a specific destination device.

**Table 7-47. SPI Index Selection**

SPI INDEX	DESTINATION DEVICE SELECTED
0000b	The device, ADS125H18
0001b	Destination device 1, connected to GPIO0
0010b	Destination device 2, connected to GPIO1
0011b	Destination device 3, connected to GPIO2
0100b	Destination device 4, connected to GPIO3
all other codes	Reserved

The frame number bits (4LSBs) of the first byte in the header in [Table 7-46](#) sent from the host indicate the number of frames sent to the selected destination device as shown in [Table 7-48](#). After the specified number of frames are sent to the selected destination device, the CS-FWD controller expects another header frame with new information regarding the next destination device selection and number of frames to be sent. The CS-FWD controller stays in CS-FWD mode until the user explicitly chooses to exit this mode, see the [Disabling the CS-FWD mode](#) section for details on exiting the mode.

**Table 7-48. CS-FWD Frame Number Indication**

FRAME NUMBER LSBS	NUMBER OF CS-FWD FRAMES SENT
0000b	1
0001b	2
0010b	3
0011b	4
...	...
1110b	15
1111b	16

During an UDP sequence, a header response frame is sent from the device on SDO as shown in [Table 7-46](#), this response is denoted as Ack in the following, as shown in [Figure 7-39](#). This consists of bits[23:16] = FFh to represent the device writing to the host, bits[15:8] repeat the data sent to initiate the UDP (first byte on SDI), and Bits[7:0] are a correct CRC for the preceding data using the polynomial  $x^8 + x^2 + x + 1$ . This byte of CRC is required only when CRC is enabled for the SPI, otherwise the byte is 0hFF.




The host can distinguish whether the host is communicating with the CS forward controller or any other destination device based on the SDO received. If talking to the controller, the host receives the SDO as FFh and the mirrored bytes received by the controller. So the host can check if the bytes received by the controller are correct or not and then decide how to respond: keep timeout and re-send the commands to the controller if the bytes are incorrect.

Figure 7-39 shows a timing diagram for a typical CS-FWD communication sequence. In the first header frame shown, the SPI index is set to target device M. Therefore, in the subsequent frames, the  $\overline{CS}$  signal is only forwarded to device M (j is the number of frames for communication to device M as specified in the header frame). In the 2<sup>nd</sup> header frame, device N is specified and communication to device N is performed in subsequent frames (k is the number of frames for communication to device N).

Figure 7-39 also indicates the responses sent from the target device to SDO. Simultaneously with each header frame, the Ack frame of the target device is visible on SDO. Thereafter, the target device sends command or data bytes to SDO depending on the commands used, for simplicity those are indicated by Ack(M) for device M and Ack(N) for device N in Figure 7-39.

The condition for a qualified forward frame is to have a minimum of at least 8 SCLK cycles when CSn is low. However, the frames can be longer than 8 SCLK cycles, and subsequent frames can differ in length. There is no maximum limit on the frame length.




**Figure 7-39. CS Forward Timing Diagram**

The following error handling is recommended to provide robustness of the communication with and without CRC enabled:

- CRC is enabled: If the host detects a CRC error when receiving data from a device, the host must repeat the command to the controller until the correct CRC is received by the host. Similarly, if the CRC error is detected by the SPI controller device in the header, the controller must keep receiving the header from the host until the CRC check is correct.
- CRC is disabled: If the 2<sup>nd</sup> byte on SDO does not match the 1<sup>st</sup> byte sent to the device, the host must cause the timeout without toggling SCLK in the immediate next frame.

Figure 7-40 depicts the state diagram for the CS-FWD controller. As soon as the CS forward is enabled, the controller is expecting to receive a valid header frame. Once a valid header frame is received, the communication with the selected destination device is started, and continues until the pre-defined number of frames are completed, or a timeout occurs, or the CS forward mode is disabled in the SPI controller device.



**Figure 7-40. CS Forward State Diagram**

#### 7.3.19.4 Disabling the CS-FWD mode

Write 000000b to the CS\_FWD\_EN\_CODE[5:0] register to disable the CS-FWD controller and end the CS\_FWD mode operation. This SPI write operation has to be sent in a 3-byte CS-FWD frame – see the [CS Forward Header, Frame, and State Diagram](#) section – with the destination device 0 selected (the ADS125H18 device). Once the CS-FWD is deactivated, the GPIO pins automatically revert to the generic GPIO functionality, and the GPIOx\_FWD\_EN bits (x = 0 to 3) are ignored. After this, the SPI communication to the ADS125H18 is back to the normal SPI mode, and if a GPIO bit is set to a GPIO output mode, the data for the output is determined by the active step configuration page again as expected in a regular GPIO output mode.

Another option to end the CS-FWD mode operation is to toggle the  $\overline{\text{RESET}}$  pin. Alternatively, sending the reset pattern to the device deactivates the CS\_FWD mode. However note that the reset pattern needs to be sent in a frame where the host is communicating with the destination device 0 (the ADS125H18 device) by using the SPI index 0000b as shown in [Table 7-47](#). Using the  $\overline{\text{RESET}}$  pin or the reset pattern to exit CS-FWD mode is less preferred as these actions reset all user registers of ADS125H18.

## 7.4 Device Functional Modes

### 7.4.1 Power-Scalable Speed Modes

The ADC offers four speed modes with corresponding clock signal frequencies. Mode selection is based on the desired data rate, resolution, and device power consumption. The highest speed mode offers the maximum data rate and signal bandwidth, and the lowest speed mode minimizes power consumption for applications not requiring large signal bandwidths. Do not exceed the specified value of ADC clock frequency of any speed mode. See the [Clock Operation](#) section for the clock frequencies and clock divider options. The speed mode is programmed by the SPEED\_MODE[1:0] bits.

### 7.4.2 Sequencer Functional Modes

ADS125H18 offers multiple functional modes controlled by the sequencer, the [Sequencer Modes](#) section for details.

### 7.4.3 Idle Mode and Standby Mode

When conversions are stopped by the user, program the ADC to engage idle mode or low-power standby mode. Idle mode (default) or standby mode is programmed by the STBY\_MODE bit.

In idle mode, the analog circuit is fully biased and operational, including sampling of the signal and voltage reference inputs. Only the digital filter is idle. When conversions are started, the digital filter is enabled to begin the conversion process.

In standby mode, sampling of the signal and reference voltage stop when conversions stop to conserve power. When conversions are restarted, sampling of the signal and reference voltages resume. Exiting standby mode requires 24 clock cycles added to the normal conversion latency time.

### 7.4.4 Power-Down Mode

Power-down mode is engaged by setting the PWDN bit. In power-down mode, the analog and digital sections are powered off, except for a small bias current required to maintain SPI operation needed to exit power-down mode by clearing the register bit. The digital LDO also remains active to maintain user register settings. The sampling of the signal and voltage reference are stopped during power-down mode. Exit power-down mode by writing 0b to the PWDN bit or by resetting the device.

Setting the PWDN bit stops conversions immediately, and stops an ongoing sequencer run. Register settings are maintained except the analog GPIO settings which are reset to default values. Upon exit from power-down mode, the sequencer continues with the next ADC conversion as defined by the sequence run.

### 7.4.5 Reset

The ADC performs an automatic reset at power-on. Manual reset is through the RESET pin or through SPI operation. The control logic, digital filter, SPI and data port operation, and user registers reset to the default values. See [Figure 5-3](#) for details when the ADC is available for operation after reset.

#### 7.4.5.1 RESET Pin


The RESET pin is an active low input. The ADC is reset by taking RESET low then back high. Because the RESET pin has an internal 20kΩ pullup resistor, RESET can be left unconnected if not used. The RESET pin is a Schmitt-triggered input designed to reduce noise sensitivity. See [Figure 5-3](#) for RESET pin timing and for the start of SPI communications after reset. Because the ADC performs an automatic reset at power-on, a reset is not required after device power-on.

#### 7.4.5.2 Reset by SPI Register Write

The device is reset through SPI operation by writing 01011010b to the RESET\_CODE[7:0] bits. Writing any other value to this bit field does not result in reset. In 4-wire SPI mode, reset takes effect at the end of the frame at the time CS is taken high. In 3-wire SPI mode, reset takes effect on the last falling edge of SCLK of the register write operation. Reset in 3-wire SPI mode requires that the SPI is synchronized to the SPI host. If SPI synchronization is not assured, use the pattern described in the [Reset by SPI Input Pattern](#) section to reset the device. Reset can be validated by checking the RESETn flag of the STATUS\_MSB register.


### 7.4.5.3 Reset by SPI Input Pattern

The device is also reset through SPI operation by inputting a special bit pattern. The input pattern does not follow the input command format. There are two input patterns in which to reset the ADC. Pattern 1 consists of a *minimum* 1023 consecutive ones followed by one zero. The device resets on the falling edge of SCLK when the final zero is shifted in. This pattern can be used for either 3- or 4-wire SPI modes. [Figure 7-41](#) shows a pattern 1 reset example.



**Figure 7-41. Reset Pattern 1 (3-Wire or 4-Wire SPI Mode)**

Reset pattern 2 is only for use with the 4-wire SPI mode. To reset, input a *minimum* of 1024 consecutive ones (no ending zero value), followed by taking  $\overline{CS}$  high at which time reset occurs. Use pattern 2 when the devices are connected in daisy-chain mode. [Figure 7-42](#) shows a pattern 2 reset example.



**Figure 7-42. Reset Pattern 2 (4-Wire SPI Mode)**

### 7.4.6 Synchronization

Conversions are synchronized and controlled by the START pin or, optionally, through SPI operation. If controlling conversions through SPI operation, keep the START pin low to avoid contention with the pin.

A conversion starts when writing 1b to the START bit. Likewise, a conversion stops when writing a 1b to the STOP bit. The stop behavior is configurable using the STOP\_BEHAVIOR[1:0] bits. See the [Starting and Stopping the Sequencer](#) section for details on the stop behavior. Writing a 1b to the START and STOP bits at the same time has no effect on conversions.

The Start bit clears after a sequence begins so the bit reads back 0b. The Stop bit clears after the sequencer stops. The user can read back 1b if the sequencer hasn't completed a sequence after writing Stop bit.

Configure the GPIO0/START pin to START pin operation using the GPIO0\_CFG[1:0] bits. A rising edge on the START pin is equivalent to writing to the START bit. A falling edge on the START pin is equivalent to writing to the STOP bit. The step page is determined by the STEP\_INIT[4:0] bits, just as with the START and STOP bits. If the START pin is high at power-up, a start operation begins after the power-up cycle completes. See the [Starting and Stopping the Sequencer](#) section for details.

If a start is issued during a conversion, the conversion stops and restarts. If a start is issued while a stop request is pending (per STOP\_BEHAVIOR[1:0]), the stop request is cleared and a new start initiates.

When a start event occurs, either from the START pin or writing the START bit, a new conversion begins as soon as the modulator is ready. The wait time depends on whether the ADC is in idle or standby mode, and the data rate, the filter mode and are a combination of internal and user-set values.

After the ADC is synchronized, the first conversion is fully settled data but incurs a delay (latency time) compared to the normal data period. This latency is needed to account for full settling of the digital filter. The latency time depends on the data rate and the filter mode (see the [Digital Filter](#) section for filter latency details).

### 7.4.7 Conversion-Start Delay Time

A programmable delay time is provided to delay the start of the conversion cycle after the START pin or START bit is asserted, and at the beginning of each sequence step. This delay time allows for settling of external components, such as the voltage reference after exiting standby mode, or for additional settling time when switching the signal through the multiplexer. After the initial delay time, subsequent conversions are not delayed. The programmed value of this delay time adds to the value of the conversion latency time of the digital filter. Use the STEP<sub>x</sub>\_DELAY\_MSB[7:0] and STEP<sub>x</sub>\_DELAY\_LSB[7:0] bits ( x = 0 to 31) to configure the delay time per sequence step.

## 7.5 Programming

### 7.5.1 Serial Interface (SPI)

The serial interface is used to read conversion data, configure device registers, and control ADC conversions.

The serial interface consists of four lines:  $\overline{CS}$ , SCLK, SDI, and SDO/ $\overline{DRDY}$ . A dedicated  $\overline{DRDY}$  pin is also available. The interface operates in the peripheral mode (passive) where SCLK is driven by the host. The interface is compatible to SPI mode 1 (CPOL = 0 and CPHA = 1). In SPI mode 1, SCLK idles low, and data update on SCLK rising edges and are latched on SCLK falling edges.

The interface supports full-duplex operation, meaning input data and output data can be transmitted simultaneously. The interface also supports daisy-chain connection of multiple ADCs to simplify the SPI connection.

### 7.5.2 Serial Interface Signals

#### 7.5.2.1 Chip Select ( $\overline{CS}$ )

$\overline{CS}$  is an active-low input that enables the interface for communication. A communication frame starts by taking  $\overline{CS}$  low and ends by taking  $\overline{CS}$  high. When  $\overline{CS}$  is taken high, the device ends the frame by interpreting the last 16 bits of input data (24 bits in CRC mode) regardless of the total number of bits shifted in. When  $\overline{CS}$  is high, the SPI resets, commands are blocked, and SDO/ $\overline{DRDY}$  enters a high-impedance state. The dedicated  $\overline{DRDY}$  pin is an active output regardless of the state of  $\overline{CS}$ .  $\overline{CS}$  can be tied low to operate the interface in 3-wire SPI mode.

#### 7.5.2.2 Serial Clock (SCLK)

SCLK is the serial clock input used to shift data into and out of the ADC. Output data update on the rising edge of SCLK and input data are latched on the falling edge of SCLK. SCLK is a Schmitt-triggered input designed to increase noise immunity. Even though SCLK is noise resistant, keep SCLK as noise-free as possible to avoid unintentional SCLK transitions. Avoid ringing and overshoot on the SCLK input. A series termination resistor at the SCLK driver can reduce ringing.

#### 7.5.2.3 Serial Data Input (SDI)

SDI is the serial interface data input. SDI is used to input data to the device. Input data are latched on the falling edge of SCLK.


#### 7.5.2.4 Serial Data Output/Data Ready (SDO/ $\overline{DRDY}$ )

SDO/ $\overline{DRDY}$  is a dual-function output pin. This pin is programmable to provide output data only, or to provide output data and the data-ready indication. The SDO\_MODE bit of the CLK\_DIGITAL\_CFG register programs the mode. The dual-function mode multiplexes output data and data-ready operations on a single pin. This mode can replace the function of the dedicated  $\overline{DRDY}$  pin to reduce the number of SPI I/O lines required to interface to the host.

Output data update on the rising edge of SCLK. The SDO/ $\overline{DRDY}$  pin is in a high-impedance state when  $\overline{CS}$  is high.


When programmed to dual-function mode (SDO\_MODE bit = 1b) and when  $\overline{CS}$  is low, SDO/ $\overline{DRDY}$  mirrors  $\overline{DRDY}$  until the first rising edge of SCLK, at which time the pin changes mode to provide data output. When the data read operation is complete (24th falling edge of SCLK, or 48th edge if the CRC byte and STATUS header are included), the pin reverts back to mirroring  $\overline{DRDY}$ . [Figure 7-43](#) illustrates the operation of SDO/ $\overline{DRDY}$ .

When using the dual-function mode of ADS125H18, the device switches from  $\overline{DRDY}$  to SDO mode at the first rising SCLK. This transition takes  $t_{p(DRDO)}$  which must be accounted for either by lengthening the first SCLK high-period, lengthening all SCLK high-periods, or latching output data after SCLK falling edge.



**Figure 7-43. SDO/DRDY and DRDY Function**

For the output data only mode SDO\_MODE = 0b, SDO stays at the level of the last bit sent if the host does not send any extra SCLK pulses after the last data is shifted out on SDO, as shown in Figure 7-43. If the host sends additional SCLK pulses after the last data is shifted out, then SDO drives low. Figure 7-44 shows a timing diagram of the SDO behavior with additional SCLK pulses.



**Figure 7-44. SDO/DRDY and DRDY Function With Additional SCLK Pulses**

### 7.5.2.5 Data Ready (DRDY) Pin

DRDY is the data-ready output signal pin. On the ADS125H18, this pin is a dual-function output pin denoted DRDY/GPIO1 on the *Functional Block Diagram* and in the *Pin Configuration and Functions* section. This pin is programmable to operate as a general purpose input/output, or to provide the data-ready indication. By default, the pin operates as DRDY signal. To simplify notation, the pin is referred to as DRDY pin instead of DRDY/GPIO1 pin for the remainder of this document.

DRDY drives high when conversions are started or resynchronized, and drives low when conversion data are ready. DRDY is driven back high at the eighth falling edge of SCLK during conversion data read as shown in Figure 7-43. If conversion data are not read, DRDY pulses high just prior to the next falling edge. Whenever the ADC is programmed to enter standby mode (STBY\_MODE bit = 1b), DRDY is driven back high four f<sub>CLK</sub> cycles after transitioning low. DRDY is an active output whether CS is high or low.

See the *DRDY Pin Behavior* section for further details on the DRDY operation.


### 7.5.3 Serial Interface Communication Structure



### 7.5.3.1 SPI Frame

Communication through the serial interface is based on the concept of frames. A frame consists of a prescribed number of SCLKs required to shift in or shift out data. A frame starts by taking  $\overline{CS}$  low and ends by taking  $\overline{CS}$  high. When  $\overline{CS}$  is taken high, the device interprets the last 16 bits (or 24 bits in CRC mode) of input data regardless of the amount of data shifted into the device.

The interface is full duplex, meaning that the interface is capable of transmitting data on SDO while simultaneously receiving data on SDI. Typically, the input frame is sized to match the output frame by padding the frame with leading zeros if needed. However, if not transmitting and receiving data in full-duplex mode, the input data frame can be the minimum size of 16 bits (or 24 bits in CRC mode). [Figure 7-45](#) shows a typical communication frame structure. In this example, conversion data are shifted out on the SDO pin.



- A. Optional CRC byte. If the CRC is disabled, the frame shortens by one byte.
- B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.
- C. If the SDO\_MODE bit = 0b, the previous state of SDO/ $\overline{DRDY}$  remains until the first SCLK rising edge. Otherwise, SDO/ $\overline{DRDY}$  follows  $\overline{DRDY}$ .

**Figure 7-45. Typical Communication Frame**

The output frame size, as given in [Table 7-49](#), depends on the optional STATUS header (which is 2 bytes) and CRC byte. After the ADC is powered up or reset, the default output frame size is 24 bits. In 3-wire SPI mode, the input frame must match the size of the output frame for the SPI to remain synchronized.

**Table 7-49. Output Frame Size**

RESOLUTION	STATUS HEADER	CRC BYTE	FRAME SIZE
24 bit	No	No	24 bit
24 bit	No	Yes	32 bit
24 bit	Yes	No	40 bit
24 bit	Yes	Yes	48 bit

A continuous-read mode is available, where an arbitrary number of register data or FIFO data can be retrieved without any transitions of  $\overline{CS}$ , and the frame extends to accommodate the additional data. See the [Continuous Read Mode](#) section for details. In continuous-read mode, the output frame size is unlimited.

### 7.5.3.2 STATUS Header

The ADS125H18 outputs an optional STATUS header as the first two bytes in every frame on SDO. The STATUS header is enabled by setting the STATUS\_EN bit of the DIAG\_MONITOR\_CFG register. The 16 bit STATUS header is a concatenation of the STATUS\_MSB[7:0] and STATUS\_LSB[7:0] register bits. Fault flags, status flags, the conversion counter, and the sequence step indicator, are all part of these bits. See the respective register bit descriptions in the [Register Map](#) section for details.

- Communication-related fault flags, such as the SPI\_CRC\_FAULTn and REG\_WRITE\_FAULTn flags, always indicate faults that occurred in the previous SPI frame. These fault flags clear automatically for the next SPI frame.
- All other device-related fault and status flags indicate the state of the device at the instance of the start of the current SPI frame.
- Some flags represent logic-or combinations of flags from other status registers, such as the ADC\_REF\_FAULTn, FIFO\_FAULTn and INTERNAL\_FAULTn flags. Those bits update when any bit of the respective lower level status registers is set. For those bits to clear, all bits in the lower-level status registers must be cleared.
- All fault flags, except for the communication related fault flags mentioned above, are latching. That means, these fault flags do not reset automatically to 1b when the fault condition is removed and must be cleared by the host.
- The conversion and sequence step counters indicate the count of the data which is output in the current SPI frame: The conversion counter increments with every new conversion, and the sequence step counter indicates which sequence step is currently executed.

### 7.5.3.3 SPI CRC

The SPI cyclic redundancy check (CRC) is a check code used to detect transmission errors to and from the host controller. A CRC-IN byte is transmitted with the ADC input data by the host on SDI and a CRC-OUT byte is transmitted with the output data by the device on SDO. Use the SPI\_CRC\_EN bit to enable the SPI CRC. In addition, enable the transmission of the STATUS header using the STATUS\_EN bit to get notified about any SPI input CRC faults.

The CRC-IN code is calculated by the host over the two command bytes. Any input bytes padded to the start of the frame are not included in the CRC-IN calculation. The ADC checks the input command CRC-IN code against an internal code calculated over the two received input command bytes. If the CRC-IN codes do not match, the command is not executed and the SPI\_CRC\_FAULTn bit is set to 0b in the STATUS\_LSB byte.

The SPI\_CRC\_FAULTn bit is output as part of the STATUS header to provide immediate indication that a CRC error occurred in the previous frame. The SPI\_CRC\_FAULTn bit clears automatically in the next SPI frame, assuming there is no SPI CRC error in the current frame.

The number of bytes used to calculate the output CRC code depends on the amount of data bytes transmitted in the frame on SDO. [Table 7-50](#) shows the number of bytes used for the output CRC calculation.

**Table 7-50. Data Covered by Output CRC**

ACTION	STATUS HEADER ENABLED	BYTE COUNT	BIT COUNT AND DESCRIPTION
Conversion data read	No	3	24 bits of conversion data
Register data read	No	3	8 bits of register data + 8 bits address byte + 8 bits of 00h padding
Conversion data read	Yes	5	16 bits STATUS header + 24 bits of conversion data
Register data read	Yes	5	16 bits STATUS header + 8 bits of register data + 8 bits address word + 8 bits of 00h padding

The CRC code calculation is the 8-bit remainder of the bitwise exclusive-OR (XOR) operation of the variable length argument with the CRC polynomial. The CRC is based on the CRC-8-ATM (HEC) polynomial:  $X^8 + X^2 + X^1 + 1$ . The nine coefficients of the polynomial are: 10000111. The CRC calculation is initialized to all 1s to detect errors in the event that SDI and SDO/DRDY are either stuck high or low.

[Figure 7-46](#) shows a visual representation of the CRC calculation. The following procedure calculates the CRC value:

- Preload the 8-bit shift register, which has XOR blocks located at positions that correspond to the CRC polynomial (07h), with the seed value of FFh.
- Shift in all data bits starting with the most-significant bit (MSB) and re-compute the shift-register value after each bit.

- The resulting shift-register value after all data bits have been shifted in is the computed CRC value.

The example C code available for download [here](#) includes a potential CRC implementation.




Figure 7-46. Visual Representation of CRC Calculation

### 7.5.4 Device Commands

Commands are used to read and write register data, or to read from the FIFO buffer. The *Register Map* consists of a series of one-byte (8 bit) registers, accessible by read and write operations. The minimum frame length of the input command sequence is 16 bit (24 bit in CRC mode). If desired, the input command sequence can be padded with leading zeros to match the length of the output data frame. In CRC mode, the device interprets the two bytes preceding the CRC-IN byte at the end of the frame as the command bytes. Table 7-51 shows the ADS125H18 commands.

Table 7-51. SPI Commands

DESCRIPTION	BYTE 1	BYTE 2	BYTE 3 (Optional CRC-IN Byte)
No operation (read conversion data)	00h	00h	D7h
Read register command	40h + address [5:0]	don't care	CRC-IN of byte 1 and byte 2
Write register command	80h + address [5:0]	register data	CRC-IN of byte 1 and byte 2
Read FIFO buffer command	0Fh	don't care	CRC-IN of byte 1 and byte 2

The device supports special extended-length bit patterns that are longer than the standard command length. These patterns are used to reset the ADC and to reset the frame in 3-wire SPI mode. The extended bit patterns are explained in the [Reset by SPI Input Pattern](#) and [3-Wire SPI Mode](#) sections.

#### 7.5.4.1 No-Operation


The no-operation command bytes are 00h and 00h. Use this command if no input command is desired. If the SPI CRC check is enabled, the CRC byte is required (byte 3), which is always D7h for bytes 00h and 00h. SDI can be held low during data readback, but in CRC mode the SPI\_CRC\_FAULTn bit of the STATUS\_LSB flag is set to 0b. The SPI\_CRC\_FAULTn flag can be ignored while reading conversion data, and clears automatically to 1b in every new SPI frame.

#### 7.5.4.2 Read Conversion Data

Conversion data are read by taking  $\overline{CS}$  low and by applying SCLK to shift out the data directly (no command is used). Conversion data are buffered, which allows data to be read up to one  $f_{MOD}$  clock cycle before the next  $\overline{DRDY}$  falling edge. Conversion data can read multiple times until the next conversion data are ready, and are never corrupted. If the register read command is sent in the previous frame then register data replace the conversion data.

$\overline{DRDY}$  is driven back high at the eighth SCLK falling edge during conversion data read (i.e. when the transmission of the conversion data MSB byte is complete).

Figure 7-47 shows an example of reading 24 bit conversion data with the STATUS and CRC bytes disabled.




- A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-47. Read Conversion Data, 24 Bit Frame Size**

Figure 7-48 is an example of the read conversion data operation when the STATUS header and the CRC byte are included. This example also shows the optional use of a full-duplex transmission when a register command is input at the same time the conversion data are output. If no input command is desired, the input bytes are 00h, 00h, and D7h. The output CRC (CRC-OUT) code computation includes the STATUS header.

DRDY is driven back high at the at the 24th SCLK falling edge, when the transmission of the conversion data MSB byte is complete. This is also true if the data is not completely read, for example, if the read operation is stopped any time after the transmission of the conversion data MSB byte, but before the end of the frame.



- A. Optional CRC byte. If the CRC is disabled, the frame shortens by one byte.  
 B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.  
 C. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-48. Read Conversion Data, 48 Bit Frame Size**

Conversion data can be read asynchronous to DRDY. However, when conversion data are read close to the DRDY falling edge, there is uncertainty whether previous data or new data are output. If the SCLK shift operation starts at least one  $f_{MOD}$  clock cycle before the DRDY falling edge, then old data are provided. If the shift operation starts at least one  $f_{MOD}$  clock cycle after DRDY, then new data are output. In either case, data is not corrupted. The DRDY bit of the STATUS\_MSB header indicates if the data are old (previously read data, DRDY = 0b) or new (DRDY = 1b).


### 7.5.4.3 Read Register Command

The read register command is used to read register data. The command follows a two-frame protocol in which the read command is sent in one frame and the ADC responds with register data in the next frame. The first byte of the command is the base command value (40h) added to the 6-bit register address. The value of the second command byte is arbitrary, but is used together with the first byte for the CRC. The device outputs 00h as the register data for a read from an register outside the valid address range. The register data format is most-significant-bit first.

Figure 7-49 shows an example of reading register data using the 24-bit output frame size. Frame 1 is the command frame and frame 2 is the data response frame. The frames are delimited by taking  $\overline{CS}$  high. The data response frame returns the requested register data byte, followed by the register address indication byte, and a 00h padded byte to complete the 24-bit frame. The 6-bit register address is right-aligned within the register address indication byte (padded with 00b at the MSB position). If desired, the data response frame can be shortened after the data byte by taking  $\overline{CS}$  high.

Reading from a register address outside the valid address range returns the address FFh in the register address indication byte to indicate an error.


When reading multiple registers, full-duplex operation can be used to double the throughput of the read register operations by inputting the next read register command during the data response frame of the previous register.



- A. Previous state of SDO/DRDY before first SCLK.
- B. Data are either 24 bits of conversion data, or if the read register command is sent in the prior frame, the data field is the register data byte + address indication byte + 00h padding.

**Figure 7-49. Read Register Data, 24-Bit Frame Size**

Figure 7-50 shows an example of the read register operation using the 48-bit frame size in full-duplex operation. In frame 1, conversion data are output at the same time as the read register command is input (if the previous frame is not a read register command). The input command is padded with three don't care bytes to match the length of the output data frame. The padded input bytes are excluded from the CRC-IN code calculation. Frame 2 shows the input of the next command concurrent with the output of the previous register data. The CRC-OUT code includes all preceding bytes within the data output frame. The SPI\_CRC\_FAULTn bit of the STATUS\_LSB header indicates if an SPI CRC error occurred and whether the read register command is accepted.



- A. Optional CRC byte. If CRC is disabled, the frame shortens by one byte.
- B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.
- C. Depending on the previous operation, the data field is either conversion data or the register data byte + address indication byte + 00h padding.
- D. Previous state of SDO/DRDY before the first SCLK.


**Figure 7-50. Read Register Data, 48-Bit Frame Size**

**7.5.4.4 Write Register Command**

The write register command is used to write register data. The write register operation is performed in a single frame. The first byte of the command is the base value (80h) added to the 6-bit register address. The second byte of the command is the register data.

Writing to registers outside the valid address range is ignored and the REG\_WRITE\_FAULTn bit of the STATUS\_LSB byte is set low to indicate an error.


Figure 7-51 shows an example of a register write operation using the 24-bit frame size. When configuring a series of registers (when conversion data can be ignored), the minimum 16-bit frame size can be used to improve throughput.



- A. Previous state of SDO/DRDY before the first SCLK.
- B. Data are either the conversion data, or if the read register command is sent in a prior frame, the data field is register data byte + address indication byte + 00h padding.

**Figure 7-51. Write Register Data, 24-Bit Frame Size**

Figure 7-52 shows an example of a write register operation using the 48-bit frame size. Full-duplex operation is also illustrated to show simultaneous input of the command and output of conversion data. The input frame is prefixed with two *don't care* bytes to match the output frame so all conversion data bytes are transmitted. Successful write operations are verified by reading back the register data, or by checking the SPI\_CRC\_FAULTn bit of the STATUS\_LSB byte for input byte CRC errors. If an SPI CRC input error occurred, SPI\_CRC\_FAULTn is set low.



- A. Optional CRC byte. If CRC is disabled, the frame shortens by one byte.
- B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.
- C. The data field is either conversion data, or if the read register command is sent in the prior frame, register data byte + address indication byte + 00h padding.
- D. Previous state of SDO/DRDY before the first SCLK.

**Figure 7-52. Write Register Data, 48-Bit Frame Size**

#### 7.5.4.5 Read FIFO Buffer Command

The read FIFO buffer command is used to read FIFO buffer data. The command follows a two-frame protocol in which the read command is sent in one frame and the ADC responds with FIFO buffer data in the next frame. The first byte of the command is the FIFO buffer read command value (0Fh). The value of the second command byte is arbitrary, but is used together with the first byte for the CRC.


As explained in the [FIFO Buffer Read and Write](#) section, the FIFO buffer read pointer defines the memory location inside the FIFO for the data word to be read. The FIFO\_DEPTH[8:0] bits on the Status and General Configuration Page indicate the depth of the FIFO buffer, for example, the number of conversion results stored and available for read out. See the [FIFO Buffer Read and Write](#) section for a detailed description of the FIFO buffer operation.

When the FIFO is disabled, each of the conversion data bytes retrieved from the FIFO read 00h.

Figure 7-53 shows an example of reading FIFO data using the 24-bit frame size. Frame 1 is the command frame and frame 2 is the data response frame. The frames are delimited by taking CS high. The data response frame returns the FIFO data.


When reading multiple FIFO buffer addresses, full-duplex operation can be used to double the throughput of the read FIFO operations by inputting the next read FIFO command during the data response frame of the previous read FIFO command. Alternatively, continuous read mode is available for reading multiple FIFO addresses efficiently. See the [Continuous Read Mode](#) section for details.

When repeatedly reading data from the FIFO, wait for the device to prepare the next data. When performing sequential Read FIFO transactions or sequential Continuous Read FIFO transactions, the transactions must be started  $t_{d(FIFORD)}$  after each other.



**Figure 7-53. Read FIFO Buffer Data, 24-Bit Frame Size**

Figure 7-54 shows an example of the read FIFO buffer operation using the 48-bit frame size in full-duplex operation. In frame 1, conversion data are output at the same time as the input of the read FIFO command (if the previous frame is not a read register command). The input command is padded with three don't care bytes to match the length of the output data frame. The padded input bytes are excluded from the CRC-IN code calculation. Frame 2 shows the input of the next command concurrent with the output of the FIFO data. The CRC-OUT code includes all preceding bytes within the data output frame. The SPI\_CRC\_FAULTn bit of the STATUS\_LSB header indicates if an SPI CRC error occurred and whether the read FIFO command is accepted.



**Figure 7-54. Read FIFO Buffer Data, 48-Bit Frame Size**

The STATUS header returned during a FIFO read command is a combination of STATUS bits stored in the FIFO at the time of the ADC conversion, and STATUS bits stored in the General Configuration Page STATUS registers at the time of the FIFO read operation. Table 7-52 defines which bit fields are retrieved from the FIFO versus the bit fields read from the STATUS register of the Status and General Configuration Page.



**Table 7-52. STATUS Bits Retrieval During FIFO read**

STATUS WORD	STATUS BIT (FIELD)	READ FROM
STATUS_MSB	STEP_INDICATOR[4:0]	FIFO
	ADC_REF_FAULTn	FIFO
	RESETn	STATUS register
	DRDY	STATUS register
STATUS_LSB	CONV_COUNT[3:0]	FIFO
	FIFO_FAULTn	STATUS register
	INTERNAL_FAULTn	STATUS register
	REG_WRITE_FAULTn	STATUS register
	SPI_CRC_FAULTn	STATUS register

### 7.5.5 Continuous Read Mode

The ADS125H18 offers a continuous read mode. In continuous read mode, an arbitrary number of register data or FIFO data can be retrieved without any transitions of  $\overline{CS}$ , and the frame extends to accommodate the additional data. This simplifies the process of reading a large amount of data, and reduces the overhead on the microcontroller peripheral which control the  $\overline{CS}$  line.

Setting the CONT\_READ\_EN bit in the CLK\_DIGITAL\_CFG register enables the continuous read mode. The SPI switches to continuous read mode in the next frame following the SPI frame which changed the CONT\_READ\_EN bit from 0b to 1b.


The SPI returns to the default/single read mode by resetting the CONT\_READ\_EN bit to 0b.

#### 7.5.5.1 Read Conversion Data in Continuous Read Mode

Continuous read mode supports the same command format and clocking as the read conversion data operation shown in the [Read Conversion Data](#) section, except there is no  $\overline{CS}$  toggling between conversion data reads, and therefore no wait time between conversion data read operations.

Figure 7-55 shows an example of reading two consecutive conversion results "N" and "N+1" with STATUS header and CRC byte disabled. In this example, a new conversion result N+1 completed while reading conversion result N (first 24 SCLK pulses), and this new conversion result is now available in time for the next read, as indicated by the  $\overline{DRDY}$  signal transitioning to low before the 25<sup>th</sup> clock cycle. Thus, the second read operation returns conversion result N+1. Depending on the relative timing between the clock at CLKIN and the clock at SCLK, there can be a new conversion result available for the next read operation.

This example shows reading of two consecutive conversion results N and N+1 in continuous read mode, however an arbitrary number of conversion results can be read when holding  $\overline{CS}$  low for additional clock periods.




A. If the SDO\_MODE bit = 0b, the previous state of SDO/ $\overline{DRDY}$  remains until the first SCLK rising edge. Otherwise, SDO/ $\overline{DRDY}$  follows  $\overline{DRDY}$ .

B. In this example, a new conversion result N+1 completed before the second conversion data read.

**Figure 7-55. Conversion Data Read in Continuous Read Mode, STATUS and CRC disabled - New Conversion Result Available**

Figure 7-56 shows an example of reading conversion data in continuous read mode with STATUS and CRC bytes disabled, but no new conversion data completed. In this case, the second conversion data read operation returns the same conversion result "N".




- A. If the SDO\_MODE bit = 0b, the previous state of SDO/ $\overline{\text{DRDY}}$  remains until the first SCLK rising edge. Otherwise, SDO/ $\overline{\text{DRDY}}$  follows  $\overline{\text{DRDY}}$ .
- B. In this example, no new conversion result completed before the second conversion data read.

**Figure 7-56. Conversion Data Read in Continuous Read Mode, STATUS and CRC disabled - No New Conversion Result Available**

Figure 7-57 shows an example of the data read operation in continuous read mode including the STATUS header and the CRC byte. This example also shows the optional full-duplex operation when a command is input at the same time the conversion data is output.

In this example, a new conversion result "N+1" completed while reading conversion result "N", and this new conversion result is now available in time for the next read, as indicated by the  $\overline{\text{DRDY}}$  signal transitioning to low before the 49<sup>st</sup> clock cycle. Thus, the second read operation returns conversion result N+1. Depending on the relative timing between the clock at CLKIN and the clock at SCLK, there can be a new conversion result available for the next read operation.


This example shows reading of two consecutive conversion results N and N+1 in continuous read mode, however an arbitrary number of conversion results can be read when holding  $\overline{\text{CS}}$  low for additional clock periods.



- A. Optional CRC byte. If CRC byte is disabled, the frame shortens accordingly.
- B. Optional STATUS header. If STATUS header is disabled, the frame shortens accordingly.
- C. Depending on the previous operation, the data field is either conversion data or the register data byte + address byte + 00h padding.
- D. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.
- E. In this example, a new conversion result N+1 completed before the second conversion data read.

**Figure 7-57. Conversion Data Read in Continuous Read Mode, STATUS and CRC Enabled - New Conversion Result Available**

Figure 7-58 shows an example of reading two conversion results in continuous read mode with STATUS header and CRC byte enabled, but no new conversion data completed during the first read. In this case, the second conversion data read operation returns the same conversion result "N".




- A. Optional CRC byte. If CRC byte is disabled, the frame shortens accordingly.
- B. Optional STATUS header. If STATUS header is disabled, the frame shortens accordingly.
- C. Depending on the previous operation, the data field is either conversion data or the register data byte + address byte + 00h padding.
- D. If the SDO\_MODE bit = 0b, the previous state of SDO/ $\overline{DRDY}$  remains until the first SCLK rising edge. Otherwise, SDO/ $\overline{DRDY}$  follows  $\overline{DRDY}$ .
- E. In this example, no new conversion result completed before the second conversion data read.

**Figure 7-58. Conversion Data Read in Continuous Read Mode, STATUS and CRC Enabled - No New Conversion Result Available**

### 7.5.5.2 Read Registers in Continuous Read Mode

In continuous read mode, use the same command frame to read register data as explained in the [Read Register Command](#) section. The data response frame returns one or multiple register data bytes depending on when  $\overline{CS}$  is driven back high. The first register data byte is read from the address specified in the command frame. The register address is then automatically incremented by 1 for each subsequent register read. This is also true if the next register address points to an invalid register. The response to registers outside the valid address range is 00h for the data byte, and FFh for the address indicator byte.


Figure 7-59 shows an example of reading register data in continuous read mode with STATUS and CRC bytes disabled. This example shows reading of two consecutive registers N and N+1, however an arbitrary number of registers can be read when holding  $\overline{CS}$  low for additional clock periods.



- A. Previous state of SDO/DRDY before first SCLK.
- B. Depending on the previous operation, the data field is either conversion data or the register data byte + address byte + 00h padding.

**Figure 7-59. Read Register Data in Continuous Read Mode, STATUS Header and CRC Byte Disabled**

Figure 7-60 shows an example of the read register operation in continuous read mode when STATUS header and CRC byte are enabled. In the input and output frame, don't care bytes and 00h pad bytes are used to match the data frame protocol as explained in the [Read Register Command](#) section. This example shows reading of two consecutive registers N and N+1, however an arbitrary number of registers can be read when holding  $\overline{CS}$  low for additional clock periods.




- A. Optional CRC byte. If CRC disabled, the frame shortens by one byte.
- B. Optional STATUS byte. If STATUS is disabled, the frame shortens by two bytes.
- C. Depending on the previous operation, the data field is either conversion data or the register data byte + address byte + 00h padding.
- D. Previous state of SDO/  $\overline{\text{DRDY}}$  before first SCLK.

**Figure 7-60. Read Register Data in Continuous Read Mode, STATUS Header and CRC Byte Enabled**

### 7.5.5.3 Read FIFO Buffer in Continuous Read Mode

In continuous read mode, use the same command frame to read FIFO data as explained in the [Read FIFO Buffer Command](#) section. The data response frame returns FIFO data for one or multiple FIFO addresses depending on the timing of  $\overline{\text{CS}}$  driven back high. As explained in the [FIFO Buffer Read and Write](#) section, the FIFO buffer read pointer defines the memory location inside the FIFO for the data word to be read. See the [FIFO Buffer Read and Write](#) section for a detailed description of the FIFO buffer operation. In continuous read mode, the FIFO buffer read pointer is automatically incremented by 1 for each subsequent FIFO buffer read inside the response frame.

Figure 7-61 shows an example of the read FIFO buffer operation in continuous read mode when STATUS header and CRC byte are enabled. This example shows reading data from two consecutive FIFO addresses N and N+1, however an arbitrary number of FIFO address locations can be read when holding  $\overline{\text{CS}}$  low for additional SCLK periods.



- A. Optional CRC byte. If CRC disabled, the frame shortens by one byte. The CRC-OUT covers the whole frame.
- B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes per FIFO address read.
- C. Depending on the previous operation, the data field is either conversion data or the register data byte + address byte + 00h padding.
- D. Previous state of SDO/ DRDY before first SCLK.

**Figure 7-61. Read FIFO Buffer Data in Continuous Read Mode, STATUS header and CRC enabled**

The STATUS header returned during a FIFO read command is a combination of STATUS bits stored in the FIFO at the time of the ADC conversion, and STATUS bits stored in the General Configuration Page STATUS registers at the time of the FIFO read operation. See the [Read FIFO Buffer Command](#) section for a detailed description.

### 7.5.6 SPI communication after POR or Reset

During device power-up or while the device is held in reset, the user registers reset to the default values, and the SDO/ $\overline{\text{DRDY}}$  pin is in a high-Z state while the  $\overline{\text{DRDY}}$  pin drives low. After power-up or reset, the SDO/ $\overline{\text{DRDY}}$  pin is in output-only mode (SDO\_MODE = 0b) and in a high-Z state as long as  $\overline{\text{CS}}$  is high, and the  $\overline{\text{DRDY}}$ /GPIO1 pin is in  $\overline{\text{DRDY}}$  mode. As shown in Figure 7-62 and Figure 7-63, the  $\overline{\text{DRDY}}$  pin drives high after the POR is released and indicates that the device is ready for communication. The device is ready for SPI communication  $t_{\text{POR}}$  after a power up, and  $t_{\text{REGACQ}}$  after a reset.




Figure 7-62. SPI communication after Power-On Reset






Figure 7-63. SPI communication after Reset

### 7.5.7 $\overline{DRDY}$ Pin Behavior


This section provides details about the  $\overline{DRDY}$  pin behavior in various scenarios. In all cases, the  $\overline{DRDY\_CFG}[1:0]$  bits are reset to 00b.  $\overline{DRDY}$  transitions low whenever new conversion data complete. If  $\overline{DRDY}$  is low when a new conversion completes, then  $\overline{DRDY}$  drives high  $t_{w(DRH)}$  before the  $\overline{DRDY}$  falling edge (see [Figure 7-65](#) and [Figure 7-67](#)).

The device avoids data corruption if new conversions N+1 complete while conversion data N are being read. Conversion data N+1 are held in an internal buffer until the read of conversion data N is complete. In the following frame, conversion data N+1 are loaded into the SDO output buffer.  $\overline{DRDY}$  does not transition high after conversion data N have been read in this case to indicate that new conversion data N+1 are available for readout (see [Figure 7-67](#)).

$\overline{DRDY}$  transitions high at the eighth SCLK falling edge during conversion data read ([Figure 7-64](#)), assuming the STATUS header is disabled. If  $\overline{CS}$  is driven high before the eighth SCLK, then  $\overline{DRDY}$  stays low, indicating that conversion data is not read ([Figure 7-65](#) and [Figure 7-66](#)).


[Figure 7-66](#) shows that the same conversion data can be read multiple times until new conversions complete. The conversion counter (CONV\_COUNT[3:0] bits in the STATUS\_LSB register) indicates if the same data are read again or if new data is read.

[Figure 7-68](#) illustrates that conversion data N+1 are lost when the host does not read the data before conversions N+2 complete. The conversion counter is helpful in this situation to detect if the host missed reading the intermediate conversion results.




A. If the SDO\_MODE bit = 0b, the previous state of SDO/ $\overline{DRDY}$  remains until the first SCLK rising edge. Otherwise, SDO/ $\overline{DRDY}$  follows  $\overline{DRDY}$ .

**Figure 7-64.  $\overline{DRDY}$  Pin Behavior: Reading Conversion Data Before New Conversions Complete**




A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-65. DRDY Pin Behavior: Incomplete Read of Conversion Data Before New Conversions Complete**




A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-66. DRDY Pin Behavior: Incomplete Read of Conversion Data Followed by Complete Read of Same Conversion Data**



A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.


**Figure 7-67. DRDY Pin Behavior: Reading Conversion Data While New Conversions Complete**



A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.


**Figure 7-68. DRDY Pin Behavior: Missed Reading Intermediate Conversion Results**

For the following examples, assume that STOP\_BEHAVIOR[1:0] = 00b. Setting the STOP bit stops conversions at the last SCLK falling edge within the SPI frame where the CONVERSION\_CTRL register is written. However, the DRDY pin does not transition high and old conversion data can still be read until new conversions become available. Figure 7-69 shows the device behavior when setting the STOP bit to abort an ongoing conversion while reading out conversion data. Figure 7-70 shows a scenario where new conversions complete while setting the STOP bit and reading out conversion data.



A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-69. DRDY Pin Behavior: Setting the STOP Bit While Reading Conversion Data**




A. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-70. DRDY Pin Behavior: Setting the STOP Bit and Reading Conversion Data While New Conversions Complete**

### 7.5.8 Daisy-Chain Operation

In systems using multiple ADCs, the devices can be connected in a daisy-chain string to reduce the number of SPI connections. A daisy-chain connection links together the SPI output of one device to the SPI input of the next device so the devices in the chain appear as a single logical device to the host controller. There is no special programming required for daisy-chain operation, apply additional shift clocks to access all devices in the chain. For simplified operation, program the same SPI frame size for each device (for example, when enabling the CRC option of all devices, thus producing a 32 bit frame size).


Figure 7-71 shows four devices connected in a daisy-chain configuration. SDI of ADS125H18 (1) connects to the host SPI data output, and SDO/DRDY of ADS125H18 (4) connects to the host SPI data input. The shift operation is simultaneous for all devices in the chain. After each ADC shifts out the conversion data, the data of SDI appears on SDO/DRDY to drive the SDI of the next device in the chain. The shift operation continues until the last device in the chain is reached. The SPI frame ends when CS is taken high, at which time the data shifted into each device is interpreted. For daisy-chain operation, program the SDO/DRDY pin to data output only mode using the SDO\_MODE bit.



**Figure 7-71. Daisy-Chain Connection**

Figure 7-71 shows a pull-up resistor at each data output pin. Use a 10kΩ pull-up resistor if the SDO/DRDY pin is used in dual-function mode for fast response times between SPI frames (this is especially important when using edge triggered interrupts). However, when only using the pin as an SDO, a weaker pull-up such as a 100kΩ resistor is sufficient.


Figure 7-72 shows the 24 bits frame size of each device used at initial communication after device power up.



**Figure 7-72. 24 bit Data Input Sequence**

To input data, the host first shifts in the data intended for the last device in the chain. The number of input bytes for each ADC is sized to match the output frame size. The default frame size is 24 bits, so initially each ADC requires three bytes by prefixing a pad byte in front of the two command bytes. The input data of ADC #4 is first, followed by the input data of ADC #3, and so forth.


Figure 7-73 shows the detailed input data sequence for the daisy-chain write register operation of Figure 7-71. 48 bit frames for each ADC are shown (24 bits of data, with the STATUS header and CRC byte enabled). Command operations can be different for each ADC. The read register operation requires a second frame operation to read out the register data.



- A. Optional CRC byte. If CRC is disabled, the frame shortens by one byte.
- B. Previous state of SDO/DRDY before SCLK is applied.
- C. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.

**Figure 7-73. Write Register Data in Daisy-Chain Connection**

Figure 7-74 shows the clock sequence to read conversion data from the device connection provided in Figure 7-71. This example illustrates a 32 bit output frame (24 bits of data, with the CRC byte enabled). The output data of ADC (4) is first in the sequence, followed by the data of ADC (3), and so on. The total number of clocks required to shift out the data is given by the number of bits per frame × the number of devices in the chain. In this example, 32 bit output frames × four devices result in 128 total clocks.



- A. Optional CRC byte. If CRC is disabled, the frame shortens by one byte.
- B. Previous state of SDO/DRDY before SCLK is applied.

**Figure 7-74. Read Conversion Data in Daisy-Chain Connection**

As shown in Equation 31, the maximum number of devices connected in daisy-chain configuration is limited by the SCLK signal frequency, data rate, and number of bits per frame.

$$\text{Maximum devices in a chain} = \lfloor f_{\text{SCLK}} / (f_{\text{DATA}} \times \text{bits per frame}) \rfloor \quad (31)$$


For example, if  $f_{\text{SCLK}} = 20\text{MHz}$ ,  $f_{\text{DATA}} = 100 \text{ kSPS}$ , and 32 bit frames are used, the maximum number of daisy-chain connected devices is the floor of:  $\lfloor 20\text{MHz} / (100\text{kHz} \times 32) \rfloor = 6$ .

### 7.5.9 3-Wire SPI Mode

The ADC has the option of 3-wire SPI operation by grounding  $\overline{\text{CS}}$ . 3-wire mode is detected by the ADC when  $\overline{\text{CS}}$  is grounded at power up or after reset. The device changes to 4-wire SPI mode any time  $\overline{\text{CS}}$  is taken high.

Because  $\overline{\text{CS}}$  no longer controls frame timing in 3-wire SPI mode, SCLKs are counted by the ADC to determine the beginning and ending of a frame. The number of SCLK bits must be controlled by the host and must match the size of the output frame. The number of bits per frame depend on the device configuration. The size of the output frame is shown in Table 7-49. Because frame timing is determined by the number of SCLKs, avoid inadvertent SCLK transitions, such as those possibly occurring at power up.

3-wire SPI mode supports the same command format and clocking as the 4-wire mode, except there is no  $\overline{\text{CS}}$  toggling and therefore no wait time between frames. Figure 7-75 shows an example for reading conversion data in 3-wire SPI mode.




- A. Optional CRC byte. If the CRC is disabled, the frame shortens by one byte.
- B. Optional STATUS header. If STATUS is disabled, the frame shortens by two bytes.
- C. If the SDO\_MODE bit = 0b, the previous state of SDO/DRDY remains until the first SCLK rising edge. Otherwise, SDO/DRDY follows DRDY.

**Figure 7-75. Read Conversion Data in 3-Wire SPI Mode**

### 7.5.9.1 3-Wire SPI Mode Frame Re-Align

In 3-wire SPI mode, an unintended SCLK can misalign the frame, resulting in loss of frame synchronization to the host. As shown in [Figure 7-76](#), the SPI is resynchronized without requiring an ADC reset by sending an SPI re-align pattern. The re-align pattern is a minimum of 63 consecutive 1s followed by one 0 at the 64th SCLK. The 65th SCLK starts a new SPI frame. The device also accepts a re-align pattern with more than 63 consecutive 1s followed by one 0. In that case, the new frame starts with the SCLK rising edge following the 0. Optionally, the ADC can be completely reset by toggling RESET or by the reset pattern shown in the [Reset by SPI Input Pattern](#) section.



**Figure 7-76. 3-Wire Mode SPI Re-Align Pattern**

### 7.5.10 Conversion Data

Conversion data are coded depending on the CODING bit. By default, conversion data are coded in binary two's-complement format, MSB first (sign bit). Set the CODING bit to 1b for unipolar straight binary format. [Table 7-53](#) shows the output code depending on the format. In binary two's-complement format, the conversion data clips to positive and negative full-scale code values when the input signal exceeds the respective positive and negative full-scale values. In unipolar straight binary format, conversion data clips to full-scale or zero code values when the input signal exceeds the full-scale value or the value is below zero.

**Table 7-53. Ideal Output Code Versus Input Signal**

DIFFERENTIAL INPUT VOLTAGE (V)	IDEAL OUTPUT CODE <sup>(1)</sup>	
	Binary two's-complement format (CODING = 0b)	Unipolar straight binary format (CODING = 1b)
$\geq \text{FSR} \times (2^{24} - 1) / 2^{24}$	7FFFFFFh	FFFFFFFh
$\geq \text{FSR} \times (2^{23} - 1) / 2^{23}$		FFFFFFEh
$\text{FSR} / 2^{23}$	000001h	000002h
0	000000h	000000h
$-\text{FSR} / 2^{23}$	FFFFFFFh	
$-\text{FSR} \times (2^{23} - 1) / 2^{23}$	800001h	
$\leq -\text{FSR}$	800000h	

(1) Ideal output data, excluding offset, gain, linearity, and noise errors.

### 7.5.11 Data Ready

There are several methods available to determine when conversion data are ready for readback.

1. Hardware: Monitor the  $\overline{\text{DRDY}}$  or the  $\text{SDO}/\overline{\text{DRDY}}$  pin, see the [DRDY Pin and SDO/DRDY Pin](#) section for details.
2. Software: Monitor the DRDY bit of the STATUS header. See the [DRDY Bit](#) section for details.
3. Clock counting: Count the number of ADC main clocks to predict when data are ready. See the [Clock Counting](#) section for details.



#### 7.5.11.1 $\overline{\text{DRDY}}$ Pin and SDO/ $\overline{\text{DRDY}}$ Pin

$\overline{\text{DRDY}}$  is the data-ready output signal pin, and SDO/ $\overline{\text{DRDY}}$  pin is a dual-function output pin. See the [Data Ready \( \$\overline{\text{DRDY}}\$ \) Pin](#) section for a description of the  $\overline{\text{DRDY}}$  pin and the [Serial Data Output/Data Ready \(SDO/ \$\overline{\text{DRDY}}\$ \)](#) section for a description of the SDO/ $\overline{\text{DRDY}}$  pin.

#### 7.5.11.2 DRDY Bit

The software method of determining data ready is by polling the DRDY bit (bit 0 of the STATUS header). When DRDY = 1b, the data are new from the last data read operation, otherwise the data provided are the previous data. After data are read, the bit stays cleared until the next conversion data are ready. To avoid missing data, poll the bit at least as often as the output data rate.

#### 7.5.11.3 Clock Counting

Another method to determine when data are ready is to count ADC main clock cycles. This method is only possible when using an external clock because the internal clock oscillator is not observable. After synchronization or conversion start, the number of clock cycles is larger compared to the normal conversion data period. The initial number of clock cycles is equal to the latency time of the digital filter as listed in the [Digital Filter](#) section.

## 7.6 Register Map

The ADS125H18 register space is organized in multiple register pages. See the [Channel Auto-Sequencer](#) section for details on the auto-sequencer and the register page structure.

Page 0 is referred to as the "Status and General Configuration Page" (or just "General Configuration Page") and holds status and generic configuration data. See the [ADS125H18 Status and General Configuration Page](#) section for the register map of the Status and General Configuration Page.

A separate register page exists for each sequence step configuration (pages 1 to 32), referred to as the "Step Configuration Pages". The step registers are identified by the prefix "STEP\_x", with x = 0 to 31 indicating the sequence step number. See the [ADS125H18 Step Configuration Page](#) section for the register map of a Step Configuration Page x.

See the [Configuring the Auto-Sequencer](#) section for further details on page addressing, and how to configure the auto-sequencer.

### 7.6.1 ADS125H18 Status and General Configuration Page

Table 7-54 lists the memory-mapped registers for the ADS125H18 Status and General Configuration Page registers. All register offset addresses not listed in Table 7-54 should be considered as reserved locations and the register contents should not be modified.

**Table 7-54. Register Map**

Address	Acronym	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00h	DEVICE_ID	30h	RESERVED		CH_CNT[1:0]		DEV_ID[3:0]				
01h	REVISION_ID	01h	REV_ID[7:0]								
02h	STATUS_MSB	00h	STEP_INDICATOR[4:0]				ADC_REF_FAU LTn	RESETn	DRDY		
03h	STATUS_LSB	FFh	CONV_COUNT[3:0]			FIFO_FAULTn	INTERNAL_FA ULTn	REG_WRITE_F AULTn	SPI_CRC_FAU LTn		
04h	ADC_REF_STATUS	80h	RESERVED	AVDD_UVn	REF_UVn	MOD_OVR_FA ULTn	RESERVED				
05h	DIGITAL_STATUS	FFh	CRC_FAULT_PAGE[5:0]						MEM_INTERN AL_FAULTn	REG_MAP_CR C_FAULTn	
06h	RESERVED	00h	RESERVED								
07h	GPIO_DATA_INPUT	02h	RESERVED				GPIO3_DAT_IN	GPIO2_DAT_IN	GPIO1_DAT_IN	GPIO0_DAT_IN	
08h	FIFO_SEQ_STATUS	07h	SEQ_ACTIVE	SEQ_COUNT[3:0]			FIFO_OFn	FIFO_UFn	FIFO_CRC_FA ULTn		
09h	FIFO_DEPTH_MSB	00h	RESERVED								FIFO_DEPTH[8 ]
0Ah	FIFO_DEPTH_LSB	00h	FIFO_DEPTH[7:0]								
10h	CONVERSION_CTR L	00h	START	STEP_INIT[4:0]				RESERVED	STOP		
11h	RESET	00h	RESET_CODE[7:0]								
12h	ADC_CFG	0Ch	RESERVED	FIFO_TEST_E N	RESERVED		SPEED_MODE[1:0]	STBY_MODE	PWDN		
13h	REFERENCE_CFG	01h	RESERVED						REF_VAL	REFP_BUF_EN	
14h	CLK_DIGITAL_CFG	04h	RESERVED		CLK_DIV[1:0]		CLK_SEL	OUT_DRV	SDO_MODE	CONT_READ_ EN	
15h	RESERVED	00h	RESERVED								RESERVED
16h	RESERVED	00h	RESERVED								RESERVED
17h	GPIO_CFG	0Ch	GPIO3_CFG[1:0]		GPIO2_CFG[1:0]		GPIO1_CFG[1:0]		GPIO0_CFG[1:0]		
18h	SPARE_CFG	00h	SPARE7	SPARE6	SPARE5	SPARE4	SPARE3	SPARE2	SPARE1	SPARE0	
20h	SEQUENCER_CFG	40h	SEQ_MODE[1:0]		STOP_BEHAVIOR[1:0]		RESERVED		DRDY_CFG[1:0]		
21h	SEQUENCE_STEP_ EN_0	01h	SEQ_STEP_7_ EN	SEQ_STEP_6_ EN	SEQ_STEP_5_ EN	SEQ_STEP_4_ EN	SEQ_STEP_3_ EN	SEQ_STEP_2_ EN	SEQ_STEP_1_ EN	SEQ_STEP_0_ EN	
22h	SEQUENCE_STEP_ EN_1	00h	SEQ_STEP_15_ EN	SEQ_STEP_14_ EN	SEQ_STEP_13_ EN	SEQ_STEP_12_ EN	SEQ_STEP_11_ EN	SEQ_STEP_10_ EN	SEQ_STEP_9_ EN	SEQ_STEP_8_ EN	
23h	SEQUENCE_STEP_ EN_2	00h	SEQ_STEP_23_ EN	SEQ_STEP_22_ EN	SEQ_STEP_21_ EN	SEQ_STEP_20_ EN	SEQ_STEP_19_ EN	SEQ_STEP_18_ EN	SEQ_STEP_17_ EN	SEQ_STEP_16_ EN	
24h	SEQUENCE_STEP_ EN_3	00h	SEQ_STEP_31_ EN	SEQ_STEP_30_ EN	SEQ_STEP_29_ EN	SEQ_STEP_28_ EN	SEQ_STEP_27_ EN	SEQ_STEP_26_ EN	SEQ_STEP_25_ EN	SEQ_STEP_24_ EN	
25h	FIFO_CFG	00h	RESERVED								FIFO_EN
26h	FIFO_THRES_A_MS B	00h	RESERVED								FIFO_THRES_ A[8]
27h	FIFO_THRES_A_LS B	00h	FIFO_THRES_A[7:0]								
28h	FIFO_THRES_B_MS B	00h	RESERVED								FIFO_THRES_ B[8]
29h	FIFO_THRES_B_LS B	00h	FIFO_THRES_B[7:0]								
2Ah	DIAG_MONITOR_C FG	20h	RESERVED	TDAC_RANGE	FAULT_PIN_BE HAVIOR	REG_MAP_CR C_EN	RESERVED	REF_UV_EN	STATUS_EN	SPI_CRC_EN	
2Bh	POSTFILTER_CFG0	00h	RESERVED					PF_AVG[1:0]		PF_CFG	
2Ch	POSTFILTER_CFG1	00h	PF7_EN	PF6_EN	PF5_EN	PF4_EN	PF3_EN	PF2_EN	PF1_EN	PF0_EN	
2Dh	POSTFILTER_CFG2	FFh	PF7_BYPASS	PF6_BYPASS	PF5_BYPASS	PF4_BYPASS	PF3_BYPASS	PF2_BYPASS	PF1_BYPASS	PF0_BYPASS	
30h	CS_FWD_CFG	00h	CS_FWD_EN_CODE[5:0]						TIMEOUT_SEL[1:0]		
31h	RESERVED	00h	RESERVED								RESERVED
32h	GPIO_FWD_CFG	00h	RESERVED				GPIO3_FWD_E N	GPIO2_FWD_E N	GPIO1_FWD_ EN	GPIO0_FWD_E N	
3Dh	REG_MAP_CRC	00h	GENERAL_CFG_REG_MAP_CRC_VALUE[7:0]								

**Table 7-54. Register Map (continued)**

Address	Acronym	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3Eh	PAGE_INDICATOR	00h	PAGE_INDICATOR[7:0]							
3Fh	PAGE_POINTER	00h	PAGE_POINTER[7:0]							

Complex bit access types are encoded to fit into small table cells. [Table 7-55](#) shows the codes that are used for access types in this section.

**Table 7-55. ADS125H18 Status and General Configuration Page Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 7.6.1.1 DEVICE\_ID Register (Address = 00h) [Reset = 30h]

Return to the [Summary Table](#).

**Figure 7-77. DEVICE\_ID Register**

7	6	5	4	3	2	1	0
RESERVED		CH_CNT[1:0]		DEV_ID[3:0]			
R-00b		R-11b		R-0000b			

**Table 7-56. DEVICE\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	00b	Reserved Always reads 00b
5:4	CH_CNT[1:0]	R	11b	Channel count Always reads 11b
3:0	DEV_ID[3:0]	R	0000b	Device ID Register Values are subject to change without notice.

**7.6.1.2 REVISION\_ID Register (Address = 01h) [Reset = 01h]**

Return to the [Summary Table](#).

**Figure 7-78. REVISION\_ID Register**

7	6	5	4	3	2	1	0
REV_ID[7:0]							
R-0000001b							

**Table 7-57. REVISION\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	REV_ID[7:0]	R	0000001b	Revision ID Values are subject to change without notice.

### 7.6.1.3 STATUS\_MSB Register (Address = 02h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-79. STATUS\_MSB Register**

7	6	5	4	3	2	1	0
STEP_INDICATOR[4:0]				ADC_REF_FAULTn		RESETEn	DRDY
R-00000b				R-0b		R/W-0b	R-0b

**Table 7-58. STATUS\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:3	STEP_INDICATOR[4:0]	R	00000b	Sequence step indicator Indicates the step page configuration that was used for the latest conversion result, which is currently available for readout. The step indicator resets to 00h after a device reset, in powerdown mode, or when writing to the SEQUENCER_CFG register. At the same time the conversion counter (CONV_COUNT[3:0]) resets to Fh, the sequence counter (SEQ_COUNT[3:0]) resets to 0h, and the conversion data clears.
2	ADC_REF_FAULTn	R	0b	ADC or reference out of range fault flag This bit updates when any individual bit in ADC_REF_STATUS is set. For this bit to clear, all bits in ADC_REF_STATUS must be cleared. This bit indicates either rail-to-rail buffer out of range, or modulator overrange, or reference undervoltage. 0b = Out of range fault occurred 1b = No out of range fault occurred
1	RESETEn	R/W	0b	Reset flag Indicates a device reset occurred. Write 1b to clear bit to 1b. 0b = Reset occurred 1b = No reset occurred
0	DRDY	R	0b	Data-ready flag DRDY indicates when new conversion data are ready. The DRDY bit is the inverse of the DRDYn pin. Poll the bit to determine if conversion data are new or are repeated data from the last read operation. 0b = Data are not new 1b = Data are new

### 7.6.1.4 STATUS\_LSB Register (Address = 03h) [Reset = FFh]

Return to the [Summary Table](#).

**Figure 7-80. STATUS\_LSB Register**

7	6	5	4	3	2	1	0
CONV_COUNT[3:0]				FIFO_FAULTn	INTERNAL_FAULTn	REG_WRITE_FAULTn	SPI_CRC_FAULTn
R-1111b				R-1b	R-1b	R-1b	R-1b

**Table 7-59. STATUS\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	CONV_COUNT[3:0]	R	1111b	<p>Conversion counter</p> <p>The conversion counter increments every time a new conversion completes. After reaching a counter value of Fh, the counter rolls over to 0h with the completion of the next conversion. The counter only resets to Fh in powerdown mode, after a device reset, or when writing to the SEQUENCER_CFG register. At the same time the sequence step indicator (STEP_INDICATOR[4:0]) resets to 00h, the sequence counter (SEQ_COUNT[3:0]) resets to 0h, and the conversion data clears. At the completion of the first conversion after reset, powerdown, or after writing to the SEQUENCER_CFG register, the counter reads 0h. When the sequencer is enabled (SEQ_MODE[1:0] = 10b or 11b), the counter always reads 0h for the first conversion of a step. When the sequencer is disabled (SEQ_MODE[1:0] = 00b or 01b), the counter value does not return to 0h if conversions with a new step page configuration complete. Reset the counter to Fh by writing to the SEQUENCER_CFG register before starting a conversion with a new step page configuration if desired.</p>
3	FIFO_FAULTn	R	1b	<p>FIFO fault flag</p> <p>This bit updates when any individual FIFO error bit in the FIFO_SEQ_STATUS register is set. For this bit to clear, all bits in FIFO_SEQ_STATUS must be cleared.</p> <p>0b = FIFO fault occurred 1b = No FIFO fault occurred</p>
2	INTERNAL_FAULTn	R	1b	<p>Internal fault flag</p> <p>This bit updates when any individual bit in DIGITAL_STATUS is set. For this bit to clear, all bits in DIGITAL_STATUS must be cleared.</p> <p>0b = Internal fault occurred 1b = No internal fault occurred</p>
1	REG_WRITE_FAULTn	R	1b	<p>Page or register access fault flag</p> <p>Indicates a write access to an invalid register address occurred. This flag sets as soon as an invalid register address is written to, and resets at the beginning of the next SPI frame. Reading from an invalid register address does not set the flag, but can be detected from the address indication inside the SPI frame of the read command.</p> <p>0b = Page or register access fault occurred 1b = No page or register access fault occurred</p>
0	SPI_CRC_FAULTn	R	1b	<p>SPI CRC fault flag</p> <p>Indicates a SPI CRC fault occurred in the previous SPI frame. Bit clears automatically to 1b in every new SPI frame.</p> <p>0b = SPI CRC fault occurred 1b = No SPI CRC fault occurred</p>



### 7.6.1.5 ADC\_REF\_STATUS Register (Address = 04h) [Reset = B0h]

Return to the [Summary Table](#).

**Figure 7-81. ADC\_REF\_STATUS Register**

7	6	5	4	3	2	1	0
RESERVED	AVDD_UVn	REF_UVn	MOD_OVR_FAULTn	RESERVED			
R-1b	R/W-0b	R/W-1b	R/W-1b	R-0000b			

**Table 7-60. ADC\_REF\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	1b	Reserved Always reads 1b.
6	AVDD_UVn	R/W	0b	Analog supply voltage undervoltage fault flag Indicates the AVDD supply voltage dropped below the supply undervoltage threshold. Write 1b to clear bit to 1b. 0b = Supply undervoltage fault occurred 1b = No supply undervoltage fault occurred
5	REF_UVn	R/W	1b	Reference voltage undervoltage fault flag Indicates the reference voltage selected by the REF_SEL[1:0] bits dropped below the reference undervoltage threshold. Write 1b to clear bit to 1b. 0b = Reference undervoltage fault occurred 1b = No reference undervoltage fault occurred
4	MOD_OVR_FAULTn	R/W	1b	Modulator overrange fault indicator Write 1b to clear bit to 1b. 0b = Modulator overrange fault occurred 1b = No modulator overrange fault occurred
3:0	RESERVED	R	0000b	Reserved Always reads 0000b

### 7.6.1.6 DIGITAL\_STATUS Register (Address = 05h) [Reset = FFh]

Return to the [Summary Table](#).

**Figure 7-82. DIGITAL\_STATUS Register**

7	6	5	4	3	2	1	0
CRC_FAULT_PAGE[5:0]						MEM_INTERNAL_FAULTn	REG_MAP_CRC_FAULTn
R-111111b						R/W-1b	R/W-1b

**Table 7-61. DIGITAL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	CRC_FAULT_PAGE[5:0]	R	111111b	Register map CRC fault page indicator Indicates which register page shows a CRC error when the REG_MAP_CRC_FAULTn indicates a CRC fault. If multiple register pages have a CRC error, then the indicator points to the first register page address where a CRC error exists. When the CRC error on the page which was indicated by the CRC_FAULT_PAGE[5:0] bit field is corrected by providing a correct register map CRC value, and another CRC error on another register page exists, the CRC_FAULT_PAGE[5:0] bit field does not update automatically. After writing 1b to the REG_MAP_CRC_FAULTn bit field, the REG_MAP_CRC_FAULTn sets to 0b again, and the CRC_FAULT_PAGE[5:0] bit field points to the next remaining first page address which has a register map CRC error. This bit field clears to 111111b when the REG_MAP_CRC_FAULTn flag is cleared to 1b.
1	MEM_INTERNAL_FAULTn	R/W	1b	Internal memory fault flag Indicates a memory map CRC fault in the internal memory occurred or a wrong page was selected internally (PAGE_INDICATOR does not match PAGE_POINTER). Write 1b to clear bit to 1b. 0b = Memory map CRC fault occurred 1b = No memory map CRC fault occurred
0	REG_MAP_CRC_FAULTn	R/W	1b	Register map CRC fault flag Indicates a register map CRC fault in the general configuration page (register address space from 12h to 32h) or in the step configuration page occurred. Write 1b to clear bit to 1b. 0b = Register map CRC fault occurred 1b = No register map CRC fault occurred

### 7.6.1.7 GPIO\_DATA\_INPUT Register (Address = 07h) [Reset = 02h]

Return to the [Summary Table](#).

**Figure 7-83. GPIO\_DATA\_INPUT Register**

7	6	5	4	3	2	1	0
RESERVED				GPIO3_DAT_IN	GPIO2_DAT_IN	GPIO1_DAT_IN	GPIO0_DAT_IN
R-0000b				R-0b	R-0b	R-1b	R-0b

**Table 7-62. GPIO\_DATA\_INPUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0000b	Reserved Always reads 0000b
3	GPIO3_DAT_IN	R	0b	GPIO3 data Read back value of GPIO3 when configured as digital input or output. Reads back 0b when GPIO3_CFG[1:0] = 00b. 0b = Low 1b = High
2	GPIO2_DAT_IN	R	0b	GPIO2 data Read back value of GPIO2 when configured as digital input or output. Reads back 0b when GPIO2_CFG[1:0] = 00b or 11b. 0b = Low 1b = High
1	GPIO1_DAT_IN	R	1b	GPIO1 data Read back value of GPIO1 when configured as digital input or output. Reads back 0b when GPIO1_CFG[1:0] = 00b. 0b = Low 1b = High
0	GPIO0_DAT_IN	R	0b	GPIO0 data Read back value of GPIO0 when configured as digital input or output. Reads back 0b when GPIO0_CFG[1:0] = 00b. 0b = Low 1b = High

7.6.1.8 FIFO\_SEQ\_STATUS Register (Address = 08h) [Reset = 07h]

Return to the [Summary Table](#).

Figure 7-84. FIFO\_SEQ\_STATUS Register

7	6	5	4	3	2	1	0
SEQ_ACTIVE	SEQ_COUNT[3:0]			FIFO_OFn	FIFO_UFn	FIFO_CRC_FAULTn	
R-0b	R-0000b			R/W-1b	R/W-1b	R-1b	

Table 7-63. FIFO\_SEQ\_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SEQ_ACTIVE	R	0b	Sequencer active flag Indicates if conversions are currently ongoing or if conversions stopped and the device is in idle, standby or powerdown mode. 0b = Sequencer not active 1b = Sequencer active
6:3	SEQ_COUNT[3:0]	R	0000b	Completed sequence counter When SEQ_MODE[1:0] = 11b, the sequence counter indicates which sequence run the latest conversion result belongs to, which is currently available for readout. The sequence counter increments with the completion of the first conversion of a new sequence run. At the completion of the first conversion of the first sequence run, the counter reads 0h. At the completion of the first conversion of the second sequence run, the counter reads 1h. After reaching a counter value of Fh, the counter rolls over to 0h with the completion of the first conversion of the next sequence run. The counter resets to 0h at the completion of the first conversion after setting the START bit to 1b or at the rising edge of the START pin. When writing to the SEQUENCER_CFG register, in powerdown mode, or after a device reset, the counter resets to 0h immediately. At the same time the sequence step indicator (STEP_INDICATOR[4:0]) resets to 00h, the conversion counter (CONV_COUNT[3:0]) resets to Fh, and the conversion data clears. The sequence counter always reads 0h when SEQ_MODE[1:0] = 00b, 01b, or 10b.
2	FIFO_OFn	R/W	1b	FIFO overflow flag Indicates a FIFO overflow fault occurred. Write 1b to clear bit to 1b. 0b = FIFO overflow occurred 1b = No FIFO overflow occurred
1	FIFO_UFn	R/W	1b	FIFO underflow flag Indicates a FIFO underflow fault occurred. Write 1b to clear bit to 1b. 0b = FIFO underflow occurred 1b = No FIFO underflow occurred
0	FIFO_CRC_FAULTn	R	1b	FIFO CRC fault flag Indicates a FIFO CRC fault occurred. Write 1b to clear bit to 1b. 0b = FIFO CRC fault occurred 1b = No FIFO CRC fault occurred

### 7.6.1.9 FIFO\_DEPTH\_MSB Register (Address = 09h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-85. FIFO\_DEPTH\_MSB Register**

7	6	5	4	3	2	1	0
RESERVED							FIFO_DEPTH[8]
R-0000000b							R-0b

**Table 7-64. FIFO\_DEPTH\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0000000b	Reserved Always reads 00b
0	FIFO_DEPTH[8]	R	0b	FIFO depth indicator MSB MSB bit of the FIFO DEPTH indicator.

**7.6.1.10 FIFO\_DEPTH\_LSB Register (Address = 0Ah) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-86. FIFO\_DEPTH\_LSB Register**

7	6	5	4	3	2	1	0
FIFO_DEPTH[7:0]							
R-00000000b							

**Table 7-65. FIFO\_DEPTH\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	FIFO_DEPTH[7:0]	R	00000000b	FIFO depth indicator LSB LSB bit of the FIFO DEPTH indicator.

### 7.6.1.11 CONVERSION\_CTRL Register (Address = 10h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-87. CONVERSION\_CTRL Register**

7	6	5	4	3	2	1	0
START	STEP_INIT[4:0]				RESERVED		STOP
R/W-0b	R/W-00000b				R-0b		R/W-0b

**Table 7-66. CONVERSION\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	START	R/W	0b	Start or re-start conversions of the ADC Write 1b to start or re-start conversions of the ADC. In one-shot control mode (SEQ_MODE = 00b), one conversion is started. In start/stop control mode (SEQ_MODE=01b), conversions are started and continue until stopped by the STOP bit. Writing 1b to START while a conversion is ongoing restarts the conversion. In modes where the sequencer is enabled (SEQ_MODE=10b or 11b), the sequence is started with the step indicated by STEP_INIT[4:0]. Writing 1b to both the START and STOP bits has no effect. START is self-clearing and always reads 0b. 0b = No operation 1b = Start or restart conversions
6:2	STEP_INIT[4:0]	R/W	00000b	Initial execution step selector Defines the sequence step which is executed first when a sequence is started.
1	RESERVED	R	0b	Reserved Always reads 0b
0	STOP	R/W	0b	Stop conversions of the ADC Write 1b to stop conversions after the current conversion completes. Writing 1b to both the START and STOP has no effect. STOP is self-clearing and always reads 0b. The STOP bit clears to 0b after the ongoing sequence finished or when the START bit is set before the ongoing sequence finished, which aborts the ongoing sequence and re-starts a new sequence. 0b = No operation 1b = Stop conversions

**7.6.1.12 RESET Register (Address = 11h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-88. RESET Register**

7	6	5	4	3	2	1	0
RESET_CODE[7:0]							
R/W-00000000b							

**Table 7-67. RESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	RESET_CODE[7:0]	R/W	00000000b	Device reset register Write 01011010b to reset the ADC. These bits always read 00000000b.



### 7.6.1.13 ADC\_CFG Register (Address = 12h) [Reset = 0Ch]

Return to the [Summary Table](#).

**Figure 7-89. ADC\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED	FIFO_TEST_EN	RESERVED		SPEED_MODE[1:0]		STBY_MODE	PWDN
R-0b	R/W-0b	R-00b		R/W-11b		R/W-0b	R/W-0b

**Table 7-68. ADC\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0b	Reserved Always reads 0b
6	FIFO_TEST_EN	R/W	0b	ADC test mode enable (ADC counter enable) When this test mode is enabled, the ADC data value is incremented by 1 for each data output. 0b = Disabled 1b = Enabled
5:4	RESERVED	R	00b	Reserved Always reads 0000b
3:2	SPEED_MODE[1:0]	R/W	11b	Power mode selection Selects the power mode. 00b = Very-low-speed mode: 0.8MHz mod clock mode 01b = Low-speed mode: 1.6MHz mod clock mode 10b = Mid-speed mode: 6.4MHz mod clock mode 11b = High-speed mode: 12.8MHz mod clock mode
1	STBY_MODE	R/W	0b	ADC standby mode selection Selects the ADC mode when conversions stop. 0b = Idle mode; ADC remains fully powered when conversions are stopped; the configuration from previous sequence step is still active. 1b = Standby mode; ADC powers down when conversions are stopped. Standby mode is exited when conversions restart.
0	PWDN	R/W	0b	Powerdown mode selection Powers down all circuitry except for the digital LDO to retain all user register settings. SPI communication is still possible. In powerdown mode, the step indicator (STEP_INDICATOR[4:0]) resets to 00h, the conversion counter (CONV_COUNT[3:0]) resets to Fh, the sequence counter (SEQ_COUNT[3:0]) resets to 0h, the conversion data clears, the FIFO clears, and the START bit and START pin are ignored. Setting the PWDN bit to 1b powers the device down immediately; any ongoing conversions are aborted. Any analog inputs configured as GPIO digital outputs transition into a Hi-Z state in powerdown mode. To maintain a certain logic level during powerdown, consider external pullup or pulldown resistors on the respective GPIO pins. 0b = Active 1b = Powerdown mode

**7.6.1.14 REFERENCE\_CFG Register (Address = 13h) [Reset = 01h]**

Return to the [Summary Table](#).

**Figure 7-90. REFERENCE\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED						REF_VAL	REFP_BUF_EN
R-000000b						R/W-0b	R/W-1b

**Table 7-69. REFERENCE\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	000000b	Reserved Always reads 000000b
1	REF_VAL	R/W	0b	Internal reference value selection Selects internal reference value. 0b = Internal ADC reference value is 2.5 V 1b = Internal ADC reference value is 4.096 V
0	REFP_BUF_EN	R/W	1b	Positive reference buffer enable Enables the positive reference buffer. 0b = Disabled 1b = Enabled

### 7.6.1.15 CLK\_DIGITAL\_CFG Register (Address = 14h) [Reset = 04h]

Return to the [Summary Table](#).

**Figure 7-91. CLK\_DIGITAL\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED		CLK_DIV[1:0]		CLK_SEL	OUT_DRV	SDO_MODE	CONT_READ_EN
R-00b		R/W-00b		R/W-0b	R/W-1b	R/W-0b	R/W-0b

**Table 7-70. CLK\_DIGITAL\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	00b	Reserved Always reads 00b
5:4	CLK_DIV[1:0]	R/W	00b	External clock divider ratio selection Selects clock divider ratio. 00b = Divide by 1 01b = Divide by 2 10b = Divide by 8 11b = Divide by 16
3	CLK_SEL	R/W	0b	Clock selection Selects the clock source for the device. 0b = Internal oscillator 1b = External clock
2	OUT_DRV	R/W	1b	Digital output drive selection Selects the drive strength of the digital outputs. 0b = Full-drive strength 1b = Half-drive strength
1	SDO_MODE	R/W	0b	SDO pin mode selection This bit programs the mode of the SDO/DRDY pin. 0b = Data-output only mode 1b = Dual mode: data output and data ready
0	CONT_READ_EN	R/W	0b	Continuous read mode enable Allows read of multiple bytes (conversion or register data) without CS transition. 0b = Continuous read mode disabled 1b = Continuous read mode enabled (daisy-chain not available)

### 7.6.1.16 GPIO\_CFG Register (Address = 17h) [Reset = 0Ch]

Return to the [Summary Table](#).

**Figure 7-92. GPIO\_CFG Register**

7	6	5	4	3	2	1	0
GPIO3_CFG[1:0]		GPIO2_CFG[1:0]		GPIO1_CFG[1:0]		GPIO0_CFG[1:0]	
R/W-00b		R/W-00b		R/W-11b		R/W-00b	

**Table 7-71. GPIO\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	GPIO3_CFG[1:0]	R/W	00b	GPIO3 configuration Configures the GPIO3 pin behavior. 00b = Disabled (High-Z) 01b = Digital input 10b = Push-pull digital output (with readback) 11b = Pin operates as FAULTn output (with readback)
5:4	GPIO2_CFG[1:0]	R/W	00b	GPIO2 configuration Configures the GPIO2 pin behavior. 00b = Disabled (High-Z) 01b = Digital input 10b = Push-pull digital output (with readback) 11b = Pin operates as external clock (CLK) input. Set CLK_SEL = 1b to select the external clock for device operation.
3:2	GPIO1_CFG[1:0]	R/W	11b	GPIO1 configuration Configures the GPIO1 pin behavior. 00b = Disabled (High-Z) 01b = Digital input 10b = Push-pull digital output (with readback) 11b = Pin operates as DRDYn output (with readback)
1:0	GPIO0_CFG[1:0]	R/W	00b	GPIO0 configuration Configures the GPIO0 pin behavior. 00b = Disabled (High-Z) 01b = Digital input 10b = Push-pull digital output (with readback) 11b = Pin operates as START/SYNC input (with readback)

### 7.6.1.17 SPARE\_CFG Register (Address = 18h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-93. SPARE\_CFG Register**

7	6	5	4	3	2	1	0
SPARE7	SPARE6	SPARE5	SPARE4	SPARE3	SPARE2	SPARE1	SPARE0
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-72. SPARE\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SPARE7	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
6	SPARE6	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
5	SPARE5	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
4	SPARE4	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
3	SPARE3	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
2	SPARE2	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
1	SPARE1	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
0	SPARE0	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b

### 7.6.1.18 SEQUENCER\_CFG Register (Address = 20h) [Reset = 40h]

Return to the [Summary Table](#).

**Figure 7-94. SEQUENCER\_CFG Register**

7	6	5	4	3	2	1	0
SEQ_MODE[1:0]		STOP_BEHAVIOR[1:0]		RESERVED		DRDY_CFG[1:0]	
R/W-01b		R/W-00b		R-00b		R/W-00b	

**Table 7-73. SEQUENCER\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	SEQ_MODE[1:0]	R/W	01b	<p>Sequencer execution mode selection Selects the sequencer execution mode.</p> <p>00b = Sequencer disabled: The sequence step defined by the STEP_INIT[4:0] pointer in the CONVERSION_CTRL register is executed only once (single-shot operation). Step enable bits are ignored in this operational mode. STEPx_NUM_CONV[3:0] bits determine the number of conversions for this sequence step.</p> <p>01b = Sequencer disabled: The sequence step defined by the STEP_INIT[4:0] pointer in the CONVERSION_CTRL register is executed and repeated indefinitely (continuous conversion operation). Step enable bits and STEPx_NUM_CONV[3:0] bits are ignored in this operational mode.</p> <p>10b = Sequencer enabled: Execute the complete sequence of steps once, starting with the step defined by the STEP_INIT[4:0] pointer. If the step defined by the STEP_INIT[4:0] pointer is not enabled, then the sequence is not executed.</p> <p>11b = Sequencer enabled: Execute the complete sequence of steps and repeat continuously, starting with the step defined by the STEP_INIT[4:0] pointer. If the step defined by the STEP_INIT[4:0] pointer is not enabled, then the sequence is not executed.</p>
5:4	STOP_BEHAVIOR[1:0]	R/W	00b	<p>Sequence stop behavior selection These bits define both the operation of the stop bit as well falling edge of START pin.</p> <p>00b = Stop immediately. The current conversion is not completed.</p> <p>01b = Stop after current conversion is completed.</p> <p>10b = Stop after current sequence step is completed. If SEQ_MODE=01b while in this mode, then stop after current conversion is completed.</p> <p>11b = Stop after full sequence is completed. If SEQ_MODE=00b while in this mode, then stop after current sequence step is completed. If SEQ_MODE=01b while in this mode, then stop after current conversion is completed.</p>
3:2	RESERVED	R	00b	<p>Reserved Always reads 00b</p>
1:0	DRDY_CFG[1:0]	R/W	00b	<p>DRDY operational mode selection Selects the DRDY operation mode.</p> <p>00b = DRDY transitions after every completed conversion.</p> <p>01b = DRDY transitions after every completed sequence step.</p> <p>10b = DRDY transitions after every completed sequence.</p> <p>11b = DRDY transitions are defined by two thresholds related to the FIFO buffer depth and defined in the FIFO_THRES_HI and FIFO_THRES_LO registers.</p>

### 7.6.1.19 SEQUENCE\_STEP\_EN\_0 Register (Address = 21h) [Reset = 01h]

Return to the [Summary Table](#).

**Figure 7-95. SEQUENCE\_STEP\_EN\_0 Register**

7	6	5	4	3	2	1	0
SEQ_STEP_7_EN	SEQ_STEP_6_EN	SEQ_STEP_5_EN	SEQ_STEP_4_EN	SEQ_STEP_3_EN	SEQ_STEP_2_EN	SEQ_STEP_1_EN	SEQ_STEP_0_EN
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-1b

**Table 7-74. SEQUENCE\_STEP\_EN\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SEQ_STEP_7_EN	R/W	0b	Sequencer step enable Enables sequence step 7. 0b = Step is disabled. 1b = Step is enabled.
6	SEQ_STEP_6_EN	R/W	0b	Sequencer step enable Enables sequence step 6. 0b = Step is disabled. 1b = Step is enabled.
5	SEQ_STEP_5_EN	R/W	0b	Sequencer step enable Enables sequence step 5. 0b = Step is disabled. 1b = Step is enabled.
4	SEQ_STEP_4_EN	R/W	0b	Sequencer step enable Enables sequence step 4. 0b = Step is disabled. 1b = Step is enabled.
3	SEQ_STEP_3_EN	R/W	0b	Sequencer step enable Enables sequence step 3. 0b = Step is disabled. 1b = Step is enabled.
2	SEQ_STEP_2_EN	R/W	0b	Sequencer step enable Enables sequence step 2. 0b = Step is disabled. 1b = Step is enabled.
1	SEQ_STEP_1_EN	R/W	0b	Sequencer step enable Enables sequence step 1. 0b = Step is disabled. 1b = Step is enabled.
0	SEQ_STEP_0_EN	R/W	1b	Sequencer step enable Enables sequence step 0. 0b = Step is disabled. 1b = Step is enabled.

**7.6.1.20 SEQUENCE\_STEP\_EN\_1 Register (Address = 22h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-96. SEQUENCE\_STEP\_EN\_1 Register**

7	6	5	4	3	2	1	0
SEQ_STEP_15_EN	SEQ_STEP_14_EN	SEQ_STEP_13_EN	SEQ_STEP_12_EN	SEQ_STEP_11_EN	SEQ_STEP_10_EN	SEQ_STEP_9_EN	SEQ_STEP_8_EN
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-75. SEQUENCE\_STEP\_EN\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SEQ_STEP_15_EN	R/W	0b	Sequencer step enable Enables sequence step 15. 0b = Step is disabled. 1b = Step is enabled.
6	SEQ_STEP_14_EN	R/W	0b	Sequencer step enable Enables sequence step 14. 0b = Step is disabled. 1b = Step is enabled.
5	SEQ_STEP_13_EN	R/W	0b	Sequencer step enable Enables sequence step 13. 0b = Step is disabled. 1b = Step is enabled.
4	SEQ_STEP_12_EN	R/W	0b	Sequencer step enable Enables sequence step 12. 0b = Step is disabled. 1b = Step is enabled.
3	SEQ_STEP_11_EN	R/W	0b	Sequencer step enable Enables sequence step 11. 0b = Step is disabled. 1b = Step is enabled.
2	SEQ_STEP_10_EN	R/W	0b	Sequencer step enable Enables sequence step 10. 0b = Step is disabled. 1b = Step is enabled.
1	SEQ_STEP_9_EN	R/W	0b	Sequencer step enable Enables sequence step 9. 0b = Step is disabled. 1b = Step is enabled.
0	SEQ_STEP_8_EN	R/W	0b	Sequencer step enable Enables sequence step 8. 0b = Step is disabled. 1b = Step is enabled.



### 7.6.1.21 SEQUENCE\_STEP\_EN\_2 Register (Address = 23h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-97. SEQUENCE\_STEP\_EN\_2 Register**

7	6	5	4	3	2	1	0
SEQ_STEP_23_EN	SEQ_STEP_22_EN	SEQ_STEP_21_EN	SEQ_STEP_20_EN	SEQ_STEP_19_EN	SEQ_STEP_18_EN	SEQ_STEP_17_EN	SEQ_STEP_16_EN
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-76. SEQUENCE\_STEP\_EN\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SEQ_STEP_23_EN	R/W	0b	Sequencer step enable Enables sequence step 23. 0b = Step is disabled. 1b = Step is enabled.
6	SEQ_STEP_22_EN	R/W	0b	Sequencer step enable Enables sequence step 22. 0b = Step is disabled. 1b = Step is enabled.
5	SEQ_STEP_21_EN	R/W	0b	Sequencer step enable Enables sequence step 21. 0b = Step is disabled. 1b = Step is enabled.
4	SEQ_STEP_20_EN	R/W	0b	Sequencer step enable Enables sequence step 20. 0b = Step is disabled. 1b = Step is enabled.
3	SEQ_STEP_19_EN	R/W	0b	Sequencer step enable Enables sequence step 19. 0b = Step is disabled. 1b = Step is enabled.
2	SEQ_STEP_18_EN	R/W	0b	Sequencer step enable Enables sequence step 18. 0b = Step is disabled. 1b = Step is enabled.
1	SEQ_STEP_17_EN	R/W	0b	Sequencer step enable Enables sequence step 17. 0b = Step is disabled. 1b = Step is enabled.
0	SEQ_STEP_16_EN	R/W	0b	Sequencer step enable Enables sequence step 16. 0b = Step is disabled. 1b = Step is enabled.

### 7.6.1.22 SEQUENCE\_STEP\_EN\_3 Register (Address = 24h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-98. SEQUENCE\_STEP\_EN\_3 Register**

7	6	5	4	3	2	1	0
SEQ_STEP_31_EN	SEQ_STEP_30_EN	SEQ_STEP_29_EN	SEQ_STEP_28_EN	SEQ_STEP_27_EN	SEQ_STEP_26_EN	SEQ_STEP_25_EN	SEQ_STEP_24_EN
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-77. SEQUENCE\_STEP\_EN\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SEQ_STEP_31_EN	R/W	0b	Sequencer step enable Enables sequence step 31. 0b = Step is disabled. 1b = Step is enabled.
6	SEQ_STEP_30_EN	R/W	0b	Sequencer step enable Enables sequence step 30. 0b = Step is disabled. 1b = Step is enabled.
5	SEQ_STEP_29_EN	R/W	0b	Sequencer step enable Enables sequence step 29. 0b = Step is disabled. 1b = Step is enabled.
4	SEQ_STEP_28_EN	R/W	0b	Sequencer step enable Enables sequence step 28. 0b = Step is disabled. 1b = Step is enabled.
3	SEQ_STEP_27_EN	R/W	0b	Sequencer step enable Enables sequence step 27. 0b = Step is disabled. 1b = Step is enabled.
2	SEQ_STEP_26_EN	R/W	0b	Sequencer step enable Enables sequence step 26. 0b = Step is disabled. 1b = Step is enabled.
1	SEQ_STEP_25_EN	R/W	0b	Sequencer step enable Enables sequence step 25. 0b = Step is disabled. 1b = Step is enabled.
0	SEQ_STEP_24_EN	R/W	0b	Sequencer step enable Enables sequence step 24. 0b = Step is disabled. 1b = Step is enabled.

### 7.6.1.23 FIFO\_CFG Register (Address = 25h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-99. FIFO\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED							FIFO_EN
R-0000000b							R/W-0b

**Table 7-78. FIFO\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0000000b	Reserved Always reads 0000000b
0	FIFO_EN	R/W	0b	FIFO enable Enables the FIFO. 0b = FIFO is disabled. (FIFO is flushed and write pointer and read pointer reset, when disabled) 1b = FIFO is enabled.

**7.6.1.24 FIFO\_THRES\_A\_MSB Register (Address = 26h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-100. FIFO\_THRES\_A\_MSB Register**

7	6	5	4	3	2	1	0
RESERVED							FIFO_THRES_A[8]
R-0000000b							R/W-0b

**Table 7-79. FIFO\_THRES\_A\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0000000b	Reserved Always reads 0000000b
0	FIFO_THRES_A[8]	R/W	0b	DRDY FIFO threshold A configuration MSB MSB bit of the FIFO threshold A. Upper Threshold for DRDY transition, when sequencer is in threshold mode set by DRDY_CFG=11b. Once the FIFO_DEPTH[8:0] indicator reaches the upper threshold, DRDY will transition low.

### 7.6.1.25 FIFO\_THRES\_A\_LSB Register (Address = 27h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-101. FIFO\_THRES\_A\_LSB Register**

7	6	5	4	3	2	1	0
FIFO_THRES_A[7:0]							
R/W-00000000b							

**Table 7-80. FIFO\_THRES\_A\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	FIFO_THRES_A[7:0]	R/W	00000000b	DRDY FIFO threshold A configuration LSB LSB bits of the FIFO threshold A. Upper Threshold for DRDY transition, when sequencer is in threshold mode set by DRDY_CFG=11b. Once the FIFO_DEPTH[8:0] indicator reaches the upper threshold, DRDY will transition low.

**7.6.1.26 FIFO\_THRES\_B\_MSB Register (Address = 28h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-102. FIFO\_THRES\_B\_MSB Register**

7	6	5	4	3	2	1	0
RESERVED							FIFO_THRES_B[8]
R-0000000b							R/W-0b

**Table 7-81. FIFO\_THRES\_B\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0000000b	Reserved Always reads 0000000b
0	FIFO_THRES_B[8]	R/W	0b	DRDY FIFO threshold B configuration MSB MSB bit of the FIFO threshold B. Lower Threshold for DRDY transition, when sequencer is in threshold mode set by DRDY_CFG=11b. Once the FIFO_DEPTH[8:0] indicator reaches the lower threshold, DRDY will transition high.

### 7.6.1.27 FIFO\_THRES\_B\_LSB Register (Address = 29h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-103. FIFO\_THRES\_B\_LSB Register**

7	6	5	4	3	2	1	0
FIFO_THRES_B[7:0]							
R/W-00000000b							

**Table 7-82. FIFO\_THRES\_B\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	FIFO_THRES_B[7:0]	R/W	00000000b	DRDY FIFO threshold B configuration LSB LSB bits of the FIFO threshold B. Lower Threshold for DRDY transition, when sequencer is in threshold mode set by DRDY_CFG=11b. Once the FIFO_DEPTH[8:0] indicator reaches the lower threshold, DRDY will transition high.

**7.6.1.28 DIAG\_MONITOR\_CFG Register (Address = 2Ah) [Reset = 20h]**

Return to the [Summary Table](#).

**Figure 7-104. DIAG\_MONITOR\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED	TDAC_RANGE	FAULT_PIN_BEHAVI OR	REG_MAP_CRC_EN	RESERVED	REF_UV_EN	STATUS_EN	SPI_CRC_EN
R-0b	R/W-0b	R/W-1b	R/W-0b	R-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-83. DIAG\_MONITOR\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0b	Reserved Always reads 0b
6	TDAC_RANGE	R/W	0b	Test DAC range selection Select test DAC range. 0b = TDAC range is 2.5 V 1b = TDAC range is 4.096 V
5	FAULT_PIN_BEHAVIOR	R/W	1b	Fault pin behavior selection Selects fault pin behavior. 0b = Fault pin output signal is static: Pin is high when no fault. Pin is low when fault occurs. 1b = Fault pin output signal is dynamic: Pin is 50/50 duty cycle signal at #MOD#/256 when no fault. Pin low when fault.
4	REG_MAP_CRC_EN	R/W	0b	Register map CRC enable Enables the register map CRC for the General Configuration page (register addresses 12h to 32h) as well as Step Configuration page (register addresses 0h to 10h). 0b = Disabled 1b = Enabled (all step configuration pages are CRC checked)
3	RESERVED	R	0b	Reserved Always reads 0b
2	REF_UV_EN	R/W	0b	Reference monitor enable Enables the reference monitor. 0b = Reference monitor disabled 1b = Reference monitor enabled
1	STATUS_EN	R/W	0b	STATUS byte output enable Enables the STATUS byte(s) transmission on SDO as the first 2 bytes of every SPI frame. 0b = Disabled 1b = Enabled
0	SPI_CRC_EN	R/W	0b	SPI CRC enable Enables the SPI CRC on SDI and SDO. 0b = Disabled 1b = Enabled



### 7.6.1.29 POSTFILTER\_CFG0 Register (Address = 2Bh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-105. POSTFILTER\_CFG0 Register**

7	6	5	4	3	2	1	0
RESERVED				PF_AVG[1:0]		PF_CFG	
R-00000b				R/W-00b		R/W-0b	

**Table 7-84. POSTFILTER\_CFG0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	00000b	Reserved Always reads 00000b
2:1	PF_AVG[1:0]	R/W	00b	Post filter average number selection Number of averages for the digital per-channel post filters. this field will be ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). 00b = average 4 01b = average 8 10b = average 16 11b = average 16
0	PF_CFG	R/W	0b	Post filter cascading number selection Cascading option for digital post filters. 0b = filter not cascaded (similar to a sinc1) 1b = filter cascaded 3x (similar to a sinc3)

### 7.6.1.30 POSTFILTER\_CFG1 Register (Address = 2Ch) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-106. POSTFILTER\_CFG1 Register**

7	6	5	4	3	2	1	0
PF7_EN	PF6_EN	PF5_EN	PF4_EN	PF3_EN	PF2_EN	PF1_EN	PF0_EN
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-85. POSTFILTER\_CFG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PF7_EN	R/W	0b	Per channel post filter enable Enable for post filter 7 (tied to sequencer step 7). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
6	PF6_EN	R/W	0b	Per channel post filter enable Enable for post filter 6 (tied to sequencer step 6). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
5	PF5_EN	R/W	0b	Per channel post filter enable Enable for post filter 5 (tied to sequencer step 5). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
4	PF4_EN	R/W	0b	Per channel post filter enable Enable for post filter 4 (tied to sequencer step 4). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
3	PF3_EN	R/W	0b	Per channel post filter enable Enable for post filter 3 (tied to sequencer step 3). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
2	PF2_EN	R/W	0b	Per channel post filter enable Enable for post filter 2 (tied to sequencer step 2). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
1	PF1_EN	R/W	0b	Per channel post filter enable Enable for post filter 1 (tied to sequencer step 1). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled
0	PF0_EN	R/W	0b	Per channel post filter enable Enable for post filter 0 (tied to sequencer step 0). This bit is ignored if SEQ_MODE[1:0] = 00b or 01b (sequencer disabled). If postfilter is enabled, then the number of conversions per sequencer step is forced to 1, i.e. STEPx_NUM_CONV[3:0]=0. Only step 0 to step 7 are valid to be used if any post-filter is active. All other steps will be ignored. 0b = disabled 1b = enabled

### 7.6.1.31 POSTFILTER\_CFG2 Register (Address = 2Dh) [Reset = FFh]

Return to the [Summary Table](#).

**Figure 7-107. POSTFILTER\_CFG2 Register**

7	6	5	4	3	2	1	0
PF7_BYPASS	PF6_BYPASS	PF5_BYPASS	PF4_BYPASS	PF3_BYPASS	PF2_BYPASS	PF1_BYPASS	PF0_BYPASS
R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b

**Table 7-86. POSTFILTER\_CFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PF7_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 7 (tied to sequencer step 7). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
6	PF6_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 6 (tied to sequencer step 6) In bypass mode, the data is provided directly from sync4 filter to the output. 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
5	PF5_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 5 (tied to sequencer step5 ). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
4	PF4_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 4(tied to sequencer step 4). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
3	PF3_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 3 (tied to sequencer step 3) In bypass mode, the data is provided directly from sync4 filter to the output. 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
2	PF2_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 2 (tied to sequencer step 2 ). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
1	PF1_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 0 (tied to sequencer step 0). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter
0	PF0_BYPASS	R/W	1b	Per channel post filter bypass Bypass for post filter 1 (tied to sequencer step 1). 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter 0b = post filtered data is provided to the output 1b = post filter is bypassed, data is provided directly from sync4 filter

**7.6.1.32 CS\_FWD\_CFG Register (Address = 30h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-108. CS\_FWD\_CFG Register**

7	6	5	4	3	2	1	0
CS_FWD_EN_CODE[5:0]						TIMEOUT_SEL[1:0]	
R/W-000000b						R/W-00b	

**Table 7-87. CS\_FWD\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	CS_FWD_EN_CODE[5:0]	R/W	000000b	CS Forward feature enable Write 010111b to enable the CS Forward feature. The GPIOx_FWD_EN bits select which GPIO pins operate in CS forwarding mode. These bits always read 00000000b.
1:0	TIMEOUT_SEL[1:0]	R/W	00b	Timeout enable and duration selection Enables the SPI timeout and sets the timeout duration. When enabled the timeout checks that a rising edge of CSn happens within the selected number of MCLK cycles after a CSn falling edge. When a timeout occurs, the rest of the SPI frame on SDI is ignored before the rising edge of CSn. A new SPI transaction will start at the next CSn falling edge. 00b = Timeout disable 01b = Timeout enable with the short timeout, 256 MCLK cycles 10b = Timeout enable with the medium length timeout, 2048 MCLK cycles 11b = Timeout enable with the long timeout, 16384 MCLK cycles

### 7.6.1.33 GPIO\_FWD\_CFG Register (Address = 32h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-109. GPIO\_FWD\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED				GPIO3_FWD_EN	GPIO2_FWD_EN	GPIO1_FWD_EN	GPIO0_FWD_EN
R-0000b				R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-88. GPIO\_FWD\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0000b	Reserved Always reads 0000b
3	GPIO3_FWD_EN	R/W	0b	CS forward pin enable GPIO3 CS forward configuration. Configures the GPIO3 pin as a CS forward / output pin. If this bit is high, the GPIO3_CFG[1:0] bits in the GPIO_CFG registers are ignored. 0b = GPIO3 is not configured as CS forward. 1b = GPIO3 is configured as CS forward.
2	GPIO2_FWD_EN	R/W	0b	CS forward pin enable GPIO2 CS forward configuration. Configures the GPIO2 pin as a CS forward / output pin. If this bit is high, the GPIO2_CFG[1:0] bits in the GPIO_CFG registers are ignored. 0b = GPIO2 is not configured as CS forward. 1b = GPIO2 is configured as CS forward.
1	GPIO1_FWD_EN	R/W	0b	CS forward pin enable GPIO1 CS forward configuration. Configures the GPIO1 pin as a CS forward / output pin. If this bit is high, the GPIO1_CFG[1:0] bits in the GPIO_CFG registers are ignored. 0b = GPIO1 is not configured as CS forward. 1b = GPIO1 is configured as CS forward.
0	GPIO0_FWD_EN	R/W	0b	CS forward pin enable GPIO0 CS forward configuration. Configures the GPIO0 pin as a CS forward / output pin. If this bit is high, the GPIO0_CFG[1:0] bits in the GPIO_CFG registers are ignored. 0b = GPIO0 is not configured as CS forward. 1b = GPIO0 is configured as CS forward.

**7.6.1.34 REG\_MAP\_CRC Register (Address = 3Dh) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-110. REG\_MAP\_CRC Register**

7	6	5	4	3	2	1	0
GENERAL_CFG_REG_MAP_CRC_VALUE[7:0]							
R/W-00000000b							

**Table 7-89. REG\_MAP\_CRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	GENERAL_CFG_REG_MAP_CRC_VALUE[7:0]	R/W	00000000b	Register map CRC for General Configuration Page Register map CRC value The register map CRC value is the user-computed CRC value of registers 0x12 to 0x32 in the general configuration page. The CRC value written to this register is compared to an internal CRC calculation. If the values do not match, the REG_MAP_CRC_FAULTn bit is set. Enable the register map CRC using the REG_MAP_CRC_EN bit.

### 7.6.1.35 PAGE\_INDICATOR Register (Address = 3Eh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-111. PAGE\_INDICATOR Register**

7	6	5	4	3	2	1	0
PAGE_INDICATOR[7:0]							
R-0000000b							

**Table 7-90. PAGE\_INDICATOR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	PAGE_INDICATOR[7:0]	R	0000000b	Register page Indicator Indicates the active register page.

**7.6.1.36 PAGE\_POINTER Register (Address = 3Fh) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-112. PAGE\_POINTER Register**

7	6	5	4	3	2	1	0
PAGE_POINTER[7:0]							
R/W-00000000b							

**Table 7-91. PAGE\_POINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	PAGE_POINTER[7:0]	R/W	00000000b	Register page pointer Selects the active register page.



### 7.6.2 ADS125H18 Step Configuration Page

Table 7-92 lists the memory-mapped registers for the ADS125H18 Step Configuration Page registers. All register offset addresses not listed in Table 7-92 should be considered as reserved locations and the register contents should not be modified.

**Table 7-92. Register Map**

Address	Acronym	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	STEPx_AIN_CFG	00h	RESERVED			STEPx_AIN[4:0]				
01h	RESERVED	00h	RESERVED							RESERVED
02h	STEPx_ADC_REF_CFG	00h	STEPx_GAIN_BIN[1:0]		STEPx_CODING	STEPx_REF_SEL	STEPx_NUM_CONV[3:0]			
03h	STEPx_FLTR1_CFG	01h	RESERVED		STEPx_FLTR_MODE	STEPx_FLTR_OSR[4:0]				
04h	STEPx_DELAY_MSB_CFG	00h	STEPx_DELAY_MSB[7:0]							
05h	STEPx_DELAY_LSB_CFG	00h	STEPx_DELAY_LSB[7:0]							
06h	STEPx_OFFSET_CAL_MSB	00h	STEPx_OFFSET_CAL[23:16]							
07h	STEPx_OFFSET_CAL_LSB	00h	STEPx_OFFSET_CAL[15:8]							
08h	STEPx_OFFSET_CAL_LSB	00h	STEPx_OFFSET_CAL[7:0]							
09h	STEPx_GAIN_CAL_MSB	40h	STEPx_GAIN_CAL[15:8]							
0Ah	STEPx_GAIN_CAL_LSB	00h	STEPx_GAIN_CAL[7:0]							
0Bh	STEPx_OW_SYSMON_CFG	00h	RESERVED	STEPx_OWCS_EN	RESERVED		STEPx_SYS_MON[3:0]			
0Ch	STEPx_TDACC_CFG0	00h	RESERVED			STEPx_TDACC_VAL[4:0]				
0Dh	STEPx_TDACC_CFG1	00h	RESERVED			STEPx_TDACC_SEL[4:0]				
0Eh	STEPx_SPARE_CFG	00h	STEPx_SPARE <sub>7</sub>	STEPx_SPARE <sub>6</sub>	STEPx_SPARE <sub>5</sub>	STEPx_SPARE <sub>4</sub>	STEPx_SPARE <sub>3</sub>	STEPx_SPARE <sub>2</sub>	STEPx_SPARE <sub>1</sub>	STEPx_SPARE <sub>0</sub>
0Fh	RESERVED	00h	RESERVED							
10h	STEPx_GPIO_DATA_OUT	00h	RESERVED				STEPx_GPIO3_DAT_OUT	STEPx_GPIO2_DAT_OUT	STEPx_GPIO1_DAT_OUT	STEPx_GPIO0_DAT_OUT
3Dh	STEPx_REG_MAP_CRC	00h	STEPx_REG_MAP_CRC_VALUE[7:0]							
3Eh	STEPx_PAGE_INDICATOR	00h	STEPx_PAGE_INDICATOR[7:0]							
3Fh	STEPx_PAGE_POINTER	00h	STEPx_PAGE_POINTER[7:0]							

Complex bit access types are encoded to fit into small table cells. Table 7-93 shows the codes that are used for access types in this section.

**Table 7-93. ADS125H18 Step Configuration Page Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

7.6.2.1 STEPx\_AIN\_CFG Register (Address = 00h) [Reset = 00h]

Return to the [Summary Table](#).

Figure 7-113. STEPx\_AIN\_CFG Register

7	6	5	4	3	2	1	0
RESERVED				STEPx_AIN[4:0]			
R-000b				R/W-00000b			

Table 7-94. STEPx\_AIN\_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	000b	Reserved Always reads 000b
4:0	STEPx_AIN[4:0]	R/W	00000b	Multiplexer input selection Selects the analog input for the ADC. This register is ignored if system monitors are active. 00000b = (AIN0-RESN) 00001b = (AIN1-RESN) 00010b = (AIN2-RESN) 00011b = (AIN3-RESN) 00100b = (AIN4-RESN) 00101b = (AIN5-RESN) 00110b = (AIN6-RESN) 00111b = (AIN7-RESN) 01000b = (AIN8-RESN) 01001b = (AIN9-RESN) 01010b = (AIN10-RESN) 01011b = (AIN11-RESN) 01100b = (AIN12-RESN) 01101b = (AIN13-RESN) 01110b = (AIN14-RESN) 01111b = (AIN15-RESN) 10000b = (AIN0-AIN1) 10001b = (AIN2-AIN3) 10010b = (AIN4-AIN5) 10011b = (AIN6-AIN7) 10100b = (AIN8-AIN9) 10101b = (AIN10-AIN11) 10110b = (AIN12-AIN13) 10111b = (AIN14-AIN15) 11000b = Open 11001b = Open 11010b = Open 11011b = Open 11100b = Open 11101b = Open 11110b = Open 11111b = Open

### 7.6.2.2 STEP<sub>x</sub>\_ADC\_REF\_CFG Register (Address = 02h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-114. STEP<sub>x</sub>\_ADC\_REF\_CFG Register**

7	6	5	4	3	2	1	0
STEP <sub>x</sub> _GAIN_BIN[1:0]		STEP <sub>x</sub> _CODING	STEP <sub>x</sub> _REF_SEL	STEP <sub>x</sub> _NUM_CONV[3:0]			
R/W-00b		R/W-0b	R/W-0b	R/W-0000b			

**Table 7-95. STEP<sub>x</sub>\_ADC\_REF\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	STEP <sub>x</sub> _GAIN_BIN[1:0]	R/W	00b	Gain selection Selects the digital (binary) gain for this sequence step. 00b = Gain 1 01b = Gain 2 10b = Gain 4 11b = Gain 8
5	STEP <sub>x</sub> _CODING	R/W	0b	Conversion data coding selection Selects the coding of the conversion data. 0b = Bipolar, two's complement format 1b = Unipolar, straight binary format
4	STEP <sub>x</sub> _REF_SEL	R/W	0b	Reference voltage source selection 0b = External voltage reference (REFP, REFN) 1b = Internal voltage reference
3:0	STEP <sub>x</sub> _NUM_CONV[3:0]	R/W	0000b	Number of ADC conversions for this sequence step Up to 512 ADC conversions can be generated for each sequence step. This number can be programmed individually per step. 0000b = 1 conversion 0001b = 2 conversions 0010b = 3 conversions 0011b = 4 conversions 0100b = 6 conversions 0101b = 8 conversions 0110b = 10 conversions 0111b = 12 conversions 1000b = 14 conversions 1001b = 16 conversions 1010b = 24 conversions 1011b = 32 conversions 1100b = 64 conversions 1101b = 128 conversions 1110b = 256 conversions 1111b = 512 conversions

### 7.6.2.3 STEP<sub>x</sub>\_FLTR1\_CFG Register (Address = 03h) [Reset = 01h]

Return to the [Summary Table](#).

**Figure 7-115. STEP<sub>x</sub>\_FLTR1\_CFG Register**

7	6	5	4	3	2	1	0
RESERVED		STEP <sub>x</sub> _FLTR_MODE	STEP <sub>x</sub> _FLTR_OSR[4:0]				
R-00b		R/W-0b	R/W-00001b				

**Table 7-96. STEP<sub>x</sub>\_FLTR1\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	00b	Reserved Always reads 00b
5	STEP <sub>x</sub> _FLTR_MODE	R/W	0b	Digital filter mode selection Select sinc3 or sinc4 first stage filter. 0b = sinc4 first stage filter 1b = sinc3 first stage filter
4:0	STEP <sub>x</sub> _FLTR_OSR[4:0]	R/W	00001b	Digital filter oversampling selection These bits select the combination of oversampling ratio and sinc filter operation. Sinc <sub>x</sub> = sinc3 or sinc4 filter selection made by STEP <sub>x</sub> _FLTR_MODE bit. The output data rate is equal to $f_{CLK}/2/OSR$ . 00000b = SINC <sub>x</sub> , OSR = 12 00001b = SINC <sub>x</sub> , OSR = 16 00010b = SINC <sub>x</sub> , OSR = 24 00011b = SINC <sub>x</sub> , OSR = 32 00100b = SINC <sub>x</sub> , OSR = 64 00101b = SINC <sub>x</sub> , OSR = 128 00110b = SINC <sub>x</sub> , OSR = 256 00111b = SINC <sub>x</sub> , OSR = 512 01000b = SINC <sub>x</sub> , OSR = 1024 01001b = SINC <sub>x</sub> , OSR = 2048 01010b = SINC <sub>x</sub> , OSR = 4000 01011b = SINC <sub>x</sub> , OSR = 8000 01100b = SINC <sub>x</sub> , OSR = 16000 01101b = SINC <sub>x</sub> , OSR = 26667 01110b = SINC <sub>x</sub> , OSR = 32000 01111b = SINC <sub>x</sub> , OSR = 96000 10000b = SINC <sub>x</sub> , OSR = 160000 10001b = SINC4, OSR = 32 + SINC1, OSR = 2 10010b = SINC4, OSR = 32 + SINC1, OSR = 4 10011b = SINC4, OSR = 32 + SINC1, OSR = 8 10100b = SINC4, OSR = 32 + SINC1, OSR = 16 10101b = SINC4, OSR = 32 + SINC1, OSR = 32 10110b = SINC4, OSR = 32 + SINC1, OSR = 64 10111b = SINC4, OSR = 32 + SINC1, OSR = 125 11000b = SINC4, OSR = 32 + SINC1, OSR = 250 11001b = SINC4, OSR = 32 + SINC1, OSR = 500 11010b = SINC4, OSR = 32 + SINC1, OSR = 833 11011b = SINC4, OSR = 32 + SINC1, OSR = 1000 11100b = SINC4, OSR = 32 + SINC1, OSR = 3000 11101b = SINC4, OSR = 32 + SINC1, OSR = 5000 11110b = SINC4, OSR = 32 + SINC1, OSR = 20 + 99 tap FIR, 25 SPS 11111b = SINC4, OSR = 32 + SINC1, OSR = 20 + 124 tap FIR, 20 SPS

### 7.6.2.4 STEP<sub>x</sub>\_DELAY\_MSB\_CFG Register (Address = 04h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-116. STEP<sub>x</sub>\_DELAY\_MSB\_CFG Register**

7	6	5	4	3	2	1	0
STEP <sub>x</sub> _DELAY_MSB[7:0]							
R/W-00000000b							

**Table 7-97. STEP<sub>x</sub>\_DELAY\_MSB\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEP <sub>x</sub> _DELAY_MSB[7:0]	R/W	00000000b	Conversion-start delay time selection, MSB Programmable delay time before the start of the first conversion when START is applied or a sequence step is started (MSB byte). Delay time is given in number of f <sub>MOD</sub> clock cycles (f <sub>MOD</sub> = f <sub>CLK</sub> / 2). In total, this is a 16 bit register.

**7.6.2.5 STEP<sub>x</sub>\_DELAY\_LSB\_CFG Register (Address = 05h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-117. STEP<sub>x</sub>\_DELAY\_LSB\_CFG Register**

7	6	5	4	3	2	1	0
STEP <sub>x</sub> _DELAY_LSB[7:0]							
R/W-00000000b							

**Table 7-98. STEP<sub>x</sub>\_DELAY\_LSB\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEP <sub>x</sub> _DELAY_LSB[7:0]	R/W	00000000b	Conversion-start delay time selection, LSB Programmable delay time before the start of the first conversion when START is applied or a sequence step is started (LSB byte). Delay time is given in number of f <sub>MOD</sub> clock cycles (f <sub>MOD</sub> = f <sub>CLK</sub> / 2). In total, this is a 16 bit register.

### 7.6.2.6 STEPx\_OFFSET\_CAL\_MSB Register (Address = 06h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-118. STEPx\_OFFSET\_CAL\_MSB Register**

7	6	5	4	3	2	1	0
STEPx_OFFSET_CAL[23:16]							
R/W-00000000b							

**Table 7-99. STEPx\_OFFSET\_CAL\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_OFFSET_CAL[23:16]	R/W	00000000b	Offset calibration coefficient, MSB Sets the offset calibration coefficient.

**7.6.2.7 STEPx\_OFFSET\_CAL\_ISB Register (Address = 07h) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-119. STEPx\_OFFSET\_CAL\_ISB Register**

7	6	5	4	3	2	1	0
STEPx_OFFSET_CAL[15:8]							
R/W-00000000b							

**Table 7-100. STEPx\_OFFSET\_CAL\_ISB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_OFFSET_CAL[15:8]	R/W	00000000b	Offset calibration coefficient, ISB Sets the offset calibration coefficient.



### 7.6.2.8 STEP<sub>x</sub>\_OFFSET\_CAL\_LSB Register (Address = 08h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-120. STEP<sub>x</sub>\_OFFSET\_CAL\_LSB Register**

7	6	5	4	3	2	1	0
STEP <sub>x</sub> _OFFSET_CAL[7:0]							
R/W-00000000b							

**Table 7-101. STEP<sub>x</sub>\_OFFSET\_CAL\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEP <sub>x</sub> _OFFSET_CAL[7:0]	R/W	00000000b	Offset calibration coefficient, LSB Sets the offset calibration coefficient.

**7.6.2.9 STEPx\_GAIN\_CAL\_MSB Register (Address = 09h) [Reset = 40h]**

Return to the [Summary Table](#).

**Figure 7-121. STEPx\_GAIN\_CAL\_MSB Register**

7	6	5	4	3	2	1	0
STEPx_GAIN_CAL[15:8]							
R/W-01000000b							

**Table 7-102. STEPx\_GAIN\_CAL\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_GAIN_CAL[15:8]	R/W	01000000b	Gain calibration coefficient, MSB Sets the gain calibration coefficient.

**7.6.2.10 STEPx\_GAIN\_CAL\_LSB Register (Address = 0Ah) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-122. STEPx\_GAIN\_CAL\_LSB Register**

7	6	5	4	3	2	1	0
STEPx_GAIN_CAL[7:0]							
R/W-00000000b							

**Table 7-103. STEPx\_GAIN\_CAL\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_GAIN_CAL[7:0]	R/W	00000000b	Gain calibration coefficient, LSB Sets the gain calibration coefficient.

7.6.2.11 STEPx\_OW\_SYSMON\_CFG Register (Address = 0Bh) [Reset = 00h]

Return to the [Summary Table](#).

Figure 7-123. STEPx\_OW\_SYSMON\_CFG Register

7	6	5	4	3	2	1	0
RESERVED	STEPx_OWCS_EN	RESERVED		STEPx_SYS_MON[3:0]			
R-0b	R/W-0b	R-00b		R/W-0000b			

Table 7-104. STEPx\_OW\_SYSMON\_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0b	Reserved Always reads 0b
6	STEPx_OWCS_EN	R/W	0b	Open Wire/Burnout current source enable Enables the open wire detect current source. 0b = disabled 1b = enabled
5:4	RESERVED	R	00b	Reserved Always reads 00b
3:0	STEPx_SYS_MON[3:0]	R/W	0000b	System monitor input selection Selects the system monitor input for the ADC. The AIN[4:0] bits have no effect when one of the system monitors is selected. The analog inputs as well as the TDAC muxed signals are disconnected from the buffer when a system monitor is selected. Internal 2.5V diagnostic reference is used for all settings. 0000b = off (monitors not selected) 0001b = Internal short: Positive and negative inputs shorted to AVSS 0010b = Temperature Sensor 0011b = (AVDD-AVSS)/3 0100b = (CAPA-AVSS)/1 0101b = (IOVDD-DGND)/3 0110b = (CAPD-DGND)/1 0111b = (REFP-REFN)/3 1000b = (RESP-RESN)/3 1001b = off (monitors not selected) 1010b = off (monitors not selected) 1011b = off (monitors not selected) 1100b = off (monitors not selected) 1101b = off (monitors not selected) 1110b = off (monitors not selected) 1111b = off (monitors not selected)

### 7.6.2.12 STEPx\_TDAC\_CFG0 Register (Address = 0Ch) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-124. STEPx\_TDAC\_CFG0 Register**

7	6	5	4	3	2	1	0
RESERVED			STEPx_TDAC_VAL[4:0]				
R-000b			R/W-00000b				

**Table 7-105. STEPx\_TDAC\_CFG0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	000b	Reserved Always reads 000b
4:0	STEPx_TDAC_VAL[4:0]	R/W	00000b	TestDAC output value selection This is a 5-bit DAC with straight binary coding (equidistant test points). Reference value is same as selected on global page but uses the diagnostic/redundant reference.

### 7.6.2.13 STEPx\_TDAC\_CFG1 Register (Address = 0Dh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-125. STEPx\_TDAC\_CFG1 Register**

7	6	5	4	3	2	1	0
RESERVED			STEPx_TDAC_SEL[4:0]				
R-000b			R/W-00000b				

**Table 7-106. STEPx\_TDAC\_CFG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	000b	Reserved Always reads 000b
4:0	STEPx_TDAC_SEL[4:0]	R/W	00000b	Test DAC multiplexer input selection This register is ignored if system monitors are active. Selects the multiplexer channel for injection of Test DAC output signal. 00000b = open 00001b = TDAC unbuffered to positive input; negative input is connected to AVSS 00010b = TDAC unbuffered to negative input, positive input is connected to AVSS 00011b = AIN0 00100b = AIN1 00101b = AIN2 00110b = AIN3 00111b = AIN4 01000b = AIN5 01001b = AIN6 01010b = AIN7 01011b = AIN8 01100b = AIN9 01101b = AIN10 01110b = AIN11 01111b = AIN12 10000b = AIN13 10001b = AIN14 10010b = AIN15 10011b = REFP/TDAC pin 10100b = open 10101b = open 10110b = open 10111b = open 11000b = open 11001b = open 11010b = open 11011b = open 11100b = open 11101b = open 11110b = open 11111b = open

### 7.6.2.14 STEPx\_SPARE\_CFG Register (Address = 0Eh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-126. STEPx\_SPARE\_CFG Register**

7	6	5	4	3	2	1	0
STEPx_SPARE7	STEPx_SPARE6	STEPx_SPARE5	STEPx_SPARE4	STEPx_SPARE3	STEPx_SPARE2	STEPx_SPARE1	STEPx_SPARE0
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-107. STEPx\_SPARE\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	STEPx_SPARE7	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
6	STEPx_SPARE6	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
5	STEPx_SPARE5	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
4	STEPx_SPARE4	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
3	STEPx_SPARE3	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
2	STEPx_SPARE2	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
1	STEPx_SPARE1	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b
0	STEPx_SPARE0	R/W	0b	Spare register bit For user functions or CRC checking. 0b = Spare is programmed to 0b 1b = Spare is programmed to 1b

### 7.6.2.15 STEPx\_GPIO\_DATA\_OUT Register (Address = 10h) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-127. STEPx\_GPIO\_DATA\_OUT Register**

7	6	5	4	3	2	1	0
RESERVED				STEPx_GPIO3_DAT_OUT	STEPx_GPIO2_DAT_OUT	STEPx_GPIO1_DAT_OUT	STEPx_GPIO0_DAT_OUT
R-0000b				R/W-0b	R/W-0b	R/W-0b	R/W-0b

**Table 7-108. STEPx\_GPIO\_DATA\_OUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0000b	Reserved Always reads 0000b
3	STEPx_GPIO3_DAT_OUT	R/W	0b	GPIO3 data Write value of GPIO3 when configured as output. Bit setting has no effect when GPIO3 is configured as input. 0b = Low 1b = High
2	STEPx_GPIO2_DAT_OUT	R/W	0b	GPIO2 data Write value of GPIO2 when configured as output. Bit setting has no effect when GPIO2 is configured as input. 0b = Low 1b = High
1	STEPx_GPIO1_DAT_OUT	R/W	0b	GPIO1 data Write value of GPIO1 when configured as output. Bit setting has no effect when GPIO1 is configured as input. 0b = Low 1b = High
0	STEPx_GPIO0_DAT_OUT	R/W	0b	GPIO0 data Write value of GPIO0 when configured as output. Bit setting has no effect when GPIO0 is configured as input. 0b = Low 1b = High



### 7.6.2.16 STEPx\_REG\_MAP\_CRC Register (Address = 3Dh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-128. STEPx\_REG\_MAP\_CRC Register**

7	6	5	4	3	2	1	0
STEPx_REG_MAP_CRC_VALUE[7:0]							
R/W-00000000b							

**Table 7-109. STEPx\_REG\_MAP\_CRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_REG_MAP_CRC_VALUE[7:0]	R/W	00000000b	Register map CRC for Step Configuration Page Register map CRC value The register map CRC value is the user-computed CRC value of 0x00 to 0x10 registers in the step page. The CRC value written to this register is compared to an internal CRC calculation. If the values do not match, the REG_MAP_CRC_FAULTn bit is set. Enable the register map CRC using the REG_MAP_CRC_EN bit.

**7.6.2.17 STEPx\_PAGE\_INDICATOR Register (Address = 3Eh) [Reset = 00h]**

Return to the [Summary Table](#).

**Figure 7-129. STEPx\_PAGE\_INDICATOR Register**

7	6	5	4	3	2	1	0
STEPx_PAGE_INDICATOR[7:0]							
R-00000000b							

**Table 7-110. STEPx\_PAGE\_INDICATOR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_PAGE_INDICATOR[7:0]	R	00000000b	Register page Indicator Indicates the active register page.

### 7.6.2.18 STEPx\_PAGE\_POINTER Register (Address = 3Fh) [Reset = 00h]

Return to the [Summary Table](#).

**Figure 7-130. STEPx\_PAGE\_POINTER Register**

7	6	5	4	3	2	1	0
STEPx_PAGE_POINTER[7:0]							
R/W-00000000b							

**Table 7-111. STEPx\_PAGE\_POINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	STEPx_PAGE_POINTER[7:0]	R/W	00000000b	Register page pointer Selects the active register page.

## 8 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Serial Interface Connections

Figure 8-1 shows the basic interface connections for the ADS125H18.



**Figure 8-1. Serial Interface Connections**

Most microcontroller SPI peripherals can interface with the device. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1. In SPI mode 1, SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read on SCLK falling edges.

Optionally, route the dedicated  $\overline{\text{DRDY}}$  pin to a falling edge triggered interrupt-capable GPIO of the host controller in case new data ready indication through an interrupt is desired. By default, the  $\overline{\text{DRDY}}$ /GPIO1 pin is already configured as a  $\overline{\text{DRDY}}$  output (GPIO1\_CFG[1:0] = 11b). Alternatively, disable the  $\overline{\text{DRDY}}$ /GPIO1 pin by setting GPIO1\_CFG[1:0] bits to 00b to reduce the number of connections requiring isolation.

The  $\overline{\text{FAULT}}$  pin can be interfaced to the host controller as well in case fault indication through a pin is desired besides the fault indication through the fault flags. For that purpose, configure the GPIO3/ $\overline{\text{FAULT}}$  pin as a  $\overline{\text{FAULT}}$  output (GPIO3\_CFG[1:0] = 11b).

Optionally, place 47Ω resistors in series with all digital input and output pins. This resistance smooths sharp signal transitions, suppresses overshoot, and offers some overvoltage protection. Care must be taken to meet all SPI timing requirements because the additional resistors interact with the bus capacitances present on the digital signal lines.

Pullup or pulldown resistors can be placed on the digital input and output signal lines in case a certain signal level needs to be driven during power up of the device or the microcontroller.

#### 8.1.2 Interfacing with Multiple Devices

The ADS125H18 offers three methods to operate multiple devices on a single SPI bus:

- Daisy-chaining using a single  $\overline{\text{CS}}$  signal for all devices as explained in the [Daisy-Chain Operation](#) section. The host connects to SDI of the first device in the chain to transmit data. The SDO signal of the first device in the chain connects to the SDI signal of the next device, and so on. The host controller receives data from

the SDO signal of the last device in the chain. All devices share the same SCLK signal. This method allows the host to talk to all devices in the chain at the same time. However, depending on the number of devices connected in the chain, the SPI frame can get very long.

- Using a dedicated  $\overline{CS}$  signal for each device as shown in Figure 8-2. All devices share the SCLK, SDI and SDO/DRDY signals in this case. Only the device with  $\overline{CS}$  low drives the SDO/DRDY pin. The SDO/DRDY outputs of all other devices, which have  $\overline{CS}$  high, are in a high-Z state to avoid contention on the SDO line. The host controller interfaces with each device one at a time.
- Using the chip select forward mode (CS-FWD mode) as explained in the [Chip Select Forwarding](#) section.




Figure 8-2. Multiple Device Serial Interface Connections using individual  $\overline{CS}$  Signals

### 8.1.3 Unused Inputs and Outputs

Follow these guidelines for unused device pin connections:

- Leave any unused analog inputs floating or connect the unused analog inputs to GND.
- When not using the REFP, REFN, GPIO0, GPIO1, GPIO2, GPIO3,  $\overline{FAULT}$ ,  $\overline{DRDY}$ , or CLK functions, configure the respective pins as disabled/high impedance pins ( $GPIOx\_CFG[1:0] = 00b$ ) and follow the guidelines for unused analog inputs above.
- When not using the  $\overline{RESET}$  pin, leave the pin floating (due to the internal pullup resistor) or optionally connect to an external pullup resistor.

### 8.1.4 Device Initialization

Figure 8-3 illustrates the sequence steps required to initialize the ADS125H18, and to start conversions in continuous sequence mode. In this example, the device uses the dedicated  $\overline{\text{DRDY}}$  pin to indicate availability of new conversion data to the host controller.

Configure the SPI of the host controller to the SPI mode defined by CPOL = 0, CPHA = 1 and configure the host controller GPIO connected to the device  $\overline{\text{DRDY}}$  pin as a falling edge triggered interrupt input.




Figure 8-3. Device Initialization Flow Chart

## 8.2 Typical Applications

The ADS125H18 integrates all necessary features (such as resistive voltage divider, input multiplexer, buffered external reference input and high impedance buffer) to implement a voltage and current (V/I) measurement input module for PLC (programmable logic controller) applications. This section shows examples for various analog input module (AIM) topologies.

[Table 8-1](#) shows an overview of the different topologies, and how many AIM input channels (either differential or single-ended) one ADS125H18 device can support for each architecture.

**Table 8-1. Analog Input Module (AIM) Variants**


AIM TOPOLOGY	ADC INPUTS NEEDED PER CHANNEL	AIM CHANNELS USING ONE ADS125H18	DETAILS IN SECTION
2-terminal V/I Differential input Relay or low Ron switch	2	8	<a href="#">Section 8.2.1</a>
3-terminal V/I Differential input Relay or low Ron switch	2	8	<a href="#">Section 8.2.2</a>
2-terminal V/I Differential input Solid-state switch	3	4	<a href="#">Section 8.2.3</a>
2-terminal V/I Single-ended input Relay or low Ron switch	1	16	<a href="#">Section 8.2.4</a>
2-terminal I-only Differential input	2	8	<a href="#">Section 8.2.5</a>

As shown in [Table 8-1](#), four, eight or sixteen input channels are supported with one ADS125H18 device depending on the AIM architecture. The number of AIM channels depends on how many ADC input pins are required for each voltage/current input measurement.

### 8.2.1 2-Terminal V/I PLC Analog Input Module

[Figure 8-4](#) shows an example implementation for a 2-terminal, differential analog input module (AIM), using a discrete burden resistor for the 4-20mA measurement and a low-resistance switching element (relay or low- $R_{on}$  switch) to switch between current and voltage measurement mode.

Two ADC inputs are used per V/I differential input channel. Thus, a maximum of 8 differential analog inputs can be implemented using one ADS125H18 device.



**Figure 8-4. 2-Terminal V/I PLC Analog Input Module**

The [Design Requirements](#) section summarizes the target specifications for a typical V/I input module, and the [Detailed Design Procedure](#) section explains the performance tradeoffs for this AIM architecture.

### 8.2.1.1 Design Requirements

**Table 8-2. 2-Terminal V/I PLC AIM Target Specifications**

DESIGN PARAMETER	VALUE
Number of analog input channels	8 differential inputs
Supply voltage	5.0V (analog), 3.3V (digital)
Voltage input signal ranges	±5V, ±10V, 0–5V, 0–10V
Maximum/minimum absolute input voltage vs GND (Voltage measurement mode)	+15V/–15V
Voltage measurement accuracy at $T_A = 25^\circ\text{C}$	±0.1% FSR
Voltage measurement accuracy $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	±0.2% FSR
Current input signal ranges	4–20mA, 0–20mA, 0–24mA, ±20mA, ±24mA
Maximum/minimum absolute input voltage vs GND (Current measurement mode)	+15V/–15V
Current measurement accuracy at $T_A = 25^\circ\text{C}$	±0.2% FSR
Current measurement accuracy $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	±0.35% FSR
Protection against miswiring, maximum allowable input voltage	±36V or higher



### 8.2.1.2 Detailed Design Procedure

The circuit in [Figure 8-4](#) supports a 2-terminal voltage/current measurement for each channel, meaning each pair of screw terminals can be used to measure either a voltage input signal or a current input signal, depending on the state of the switch selecting or deselecting the shunt resistor. For voltage measurement, the switch is open and the burden resistor (shunt) is inactive. For current measurement, the switch is closed and the burden resistor sinks the 4mA to 20mA input current; the ADC measures the voltage drop across the burden resistor to calculate the current.

As shown in [Figure 8-4](#), the input channel configuration for both voltage and current measurement is differential, meaning that the design supports measurement of voltage or current inputs that are at different common-mode voltages. However, the absolute voltage on any input pin must not exceed the values specified in the [Specifications](#) section.

The circuit includes TVS (transient voltage suppressor) diodes between both input terminals and ground. The diodes limit the transient voltage into the ADC to protect the ADC from any unwanted over-voltage fast transients. The breakdown voltage for these diodes must be lower than the maximum allowable input voltage of the ADC inputs ( $\pm 75V$ ). Also, the clamp voltage of the TVS diode must be higher than the largest sustained terminal voltage, because the TVS diodes are not designed to shunt current indefinitely. For example if a maximum permanent input voltage of 30V is expected (miswiring of a 24V module power with tolerance up to 30V), then the clamping voltage must be higher than 30V. For example, the TVS3301 ( $\pm 37.5V$  breakdown) is a good choice for this component.

Two back-to-back zener diodes across the shunt terminals divert the current through the burden resistor in case of a sustained overvoltage event. For example, a breakdown voltage in the order of 11V is recommended when using a burden resistor of 250 $\Omega$  (depending on the power rating of the shunt - if the shunt can handle the power then the protection components are not required, or can be relaxed). In addition, a PTC fuse limits the current through the shunt in the case of a sustained overvoltage event: a PTC fuse is an element which dramatically increasing the electrical resistance during an overcurrent event, effectively limiting current flow, then automatically resetting as the event cools down, allowing normal operation to resume.

In voltage measurement mode, the circuit in [Figure 8-4](#) supports process-level voltage inputs from  $-10V$  to  $+10V$ . The voltage signal coming from sensor transmitters or other devices connected to the inputs can exhibit common-mode voltage shifts, requiring an absolute input voltage capability of  $\pm 15V$  (versus GND), see [Table 8-2](#). The ADS125H18-V20 meets this absolute input range requirement, see [Table 7-3](#). This  $+10V$  input voltage plus common-mode is measured directly by the ADS125H18 without the need for external attenuation.

Assuming the leakage currents of all protection components (TVS diodes, Zener, PTC) are negligible, the measurement error for the voltage measurement is solely determined by the TUE (total unadjusted error) of the ADS125H18. Based on the [Specifications](#) section, the maximum ( $3\sigma$ ) TUE of the ADS125H18 is less than the accuracy targets specified in [Table 8-2](#), see [Equation 32](#) and [Equation 33](#).

$$\text{Err}_V(25^\circ\text{C}) = \text{TUE}_{\text{H18}}(25^\circ\text{C}) = 0.06\% \text{ FSR max} < 0.1\% \text{ FSR} \quad (32)$$

$$\text{Err}_V(-40^\circ\text{C to } 125^\circ\text{C}) = \text{TUE}_{\text{H18}}(-40^\circ\text{C to } 125^\circ\text{C}) = 0.13\% \text{ FSR max} < 0.2\% \text{ FSR} \quad (33)$$

In current measurement mode, the combined resistance from the burden resistor  $R_{\text{burden}}$  and switch  $R_{\text{sw}}$  converts the input current  $I_{\text{in}}$  to a voltage measured by the ADC  $V_{\text{ADCin}}$ :

$$V_{\text{ADCin}} = I_{\text{in}} \times (R_{\text{burden}} + R_{\text{sw}}) \quad (34)$$

The value of the burden resistor is selected based on a tradeoff between power (heat dissipation) and dynamic range. For a maximum current of 24mA and a typical resistance  $R_{\text{burden}} + R_{\text{sw}} = 250\Omega$ , the maximum differential voltage for ADC input AIN1-AIN0 is  $250\Omega \times 0.024A = 6V$  which is well within the absolute input voltage range of the ADS125H18.

To estimate the measurement error in current mode, the errors from the burden resistance  $R_{\text{burden}}$  as well as the on-resistance of the switch selecting or deselecting the shunt resistor  $R_{\text{switch}}$  need to be taken into account.

The total current measurement error is a combination of errors from the external shunt resistance (including burden and switch resistance) and the ADC voltage measurement (assuming gain of 1), given by Equation 35.

$$\text{Err}_I(1\sigma) = \sqrt{(\text{Err}_{R_{\text{burden}}})^2 + (\text{Err}_{R_{\text{sw}}})^2 + (\text{Err}_V)^2} \quad (35)$$

See the [Statistics behind error analysis of ADC system video](#) regarding details on how to perform ADC error analysis.

Select a relay or photoMOS with low on-resistance for the resistor selection. Table 8-3 shows two different photoMOS examples. The impact of the resistance variation on the system accuracy is analyzed in more detail below.  $1\sigma$  variation refers to the "typical" specification from the data sheet, while  $3\sigma$  refers to the variation resulting in the "maximum" specification on the device data sheet.

**Table 8-3. PhotoMOS Specifications**

PARAMETER	CPC1002N	AQY232G3HS
On-resistance (25°C)	0.35Ω	0.07Ω
On-resistance variation (25°C, 3σ)	0.2Ω	0.05Ω
On-resistance variation across temperature (-40°C to +125°C, 1σ)	0.2Ω	0.1Ω

Assume a typical ( $1\sigma$ ) error at room temperature of 0.033% for the 250Ω burden resistor (maximum 0.1% tolerance), as well as a  $0.35\Omega \pm 0.2\Omega$  ( $3\sigma$ ) switch resistance (CPC1002N). The scaled switch resistance error is approximately  $(0.2\Omega/3/250\Omega) = 0.026\%$  ( $1\sigma$ ). Assuming the typical ( $1\sigma$ ) voltage measurement error from the ADC is 0.03% (based on the [Specifications](#) section), the total resulting current measurement error (from shunt and ADC) at room temperature is (typical  $1\sigma$ , and maximum  $3\sigma$ ):

$$\text{Err}_I(25^\circ\text{C}, 1\sigma) = \sqrt{(0.033\%)^2 + (0.026\%)^2 + (0.03\%)^2} = 0.052\% \text{ FSR} \quad (36)$$

$$\text{Err}_I(25^\circ\text{C}, 3\sigma) = 3 \times \text{Err}_I(25^\circ\text{C}, 1\sigma) = 0.155\% \text{ FSR} \quad (37)$$

Therefore, the current measurement error is less than the target as specified in Table 8-2:

$$\text{Err}_I(25^\circ\text{C}, 3\sigma) = 0.155\% \text{ FSR} < 0.2\% \text{ FSR} \quad (38)$$

This error can be reduced significantly using a single-temperature system calibration, using the gain and offset calibration registers of the ADS125H18, however the error across temperature still remains.

Across temperature, the drift of the resistances (both burden resistor and switch) have to be taken into account as well. Consider the temperature range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  ( $\Delta\text{drift} = \max(125^\circ\text{C}-25^\circ\text{C}, 25^\circ\text{C}-(-40^\circ\text{C})) = 100^\circ\text{C}$ ) as specified in Table 8-2. Assuming a typical drift of the burden resistor of 5ppm/°C, the additional error from the burden resistor is  $100^\circ\text{C} \times 5\text{ppm}/^\circ\text{C} = 0.05\%$ . Assume the switch on-resistance (CPC1002N) varies typically 0.2Ω across the temperature range, so the switch resistance error ( $1\sigma$ ) over temperature is approximately  $0.2\Omega/250\Omega = 0.08\%$ .

Assuming the typical ( $1\sigma$ ) additional voltage measurement drift error across temperature from the ADC is 0.04%, the additional resulting current measurement error (from shunt and ADC temperature drifts) across the  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  temperature range is (typical  $1\sigma$ , and maximum  $3\sigma$ ):

$$\text{Err}_I(-40^\circ\text{C to } +125^\circ\text{C}, 1\sigma) = \sqrt{(0.05\%)^2 + (0.08\%)^2 + (0.04\%)^2} = 0.10\% \text{ FSR} \quad (39)$$

$$\text{Err}_I(-40^\circ\text{C to } +125^\circ\text{C}, 3\sigma) = 3 \times \text{Err}_I(-40^\circ\text{C to } +125^\circ\text{C}, 1\sigma) = 0.30\% \text{ FSR} \quad (40)$$

In an uncalibrated system, the temperature drift given in Equation 40 contributes errors in addition to the room temperature error given in Equation 38. Assuming a room-temperature calibration is performed to minimize the

errors in Equation 37, the temperature drift error shown in Equation 40 dominates, and the current measurement error is less than the target as specified in Table 8-2:

$$\text{Err}_I (-40^\circ\text{C to } +125^\circ\text{C}, 3\sigma) = 0.30\% \text{ FSR} < 0.35\% \text{ FSR} \quad (41)$$

As seen in Equation 36 and Equation 39, the on-resistance of the selection switch adds significant error to the 4mA to 20mA current measurement, and in this analysis on-resistance is the largest contributor to the overall temperature drift error (0.08% term in Equation 39). Keep the switch resistance and variation as low as possible. When selecting the AQY232G3HS instead of the CPC1002N, the errors calculated in Equation 36 and Equation 39 are further reduced as shown in Table 8-4. Alternatively, select a different architecture that eliminates the switch error contribution, such as the circuit shown in the 3-Terminal V/I PLC Analog Input Module section.

**Table 8-4. Current Measurement Error Using Two different PhotoMOS and No Switch**

CURRENT MEASUREMENT ERROR	TARGET SPECIFICATION	SELECT SWITCH USED IN DESIGN:		
		CPC1002N	AQY232G3HS	NO SWITCH <sup>(2)</sup>
Room Temperature 25°C, 3σ	±0.2% FSR	0.16% FSR	0.13% FSR	0.13% FSR
Across Temperature <sup>(1)</sup> -40°C to +125°C, 3σ	±0.35% FSR	0.30% FSR	0.23% FSR	0.19% FSR


- (1) Assuming a room-temperature system calibration is performed
- (2) See Section 8.2.2 or Section 8.2.3.

In summary, the circuit meets the design targets for voltage measurement accuracy outlined in the Design Requirements section, ±0.1%FSR at room temperature and ±0.2%FSR across temperature. Assuming a room-temperature system calibration is performed to minimize errors at room temperature, the circuit also meets the design targets for current measurement outlined in the Design Requirements section; ±0.2%FSR at room temperature and ±0.35%FSR across temperature.


### 8.2.1.3 Application Performance Plots - Crosstalk

Figure 8-5 illustrates a setup for a common channel-to-channel crosstalk test procedure. Each even numbered input channel (examples: AIN0, AIN2, AIN4, and more) is driven by an individual voltage source. All odd numbered channels (examples: AIN1, AIN3, AIN5, and more) are shorted together to ground.

The test procedure is defined as follows: Apply 3V constant signal to the input channel under test (example: AIN0), and apply the "interference" pattern shown in Figure 8-6 to all remaining even numbered channels (examples: AIN2, AIN4, ... AIN14). Measure the ADC output of the channel under test (example: AIN0) to determine transient deviations from a constant output code. Repeat this procedure for every even-numbered channel. Commonly, the variation in output code is desired to be ±1 LSB on the 16 bit level, or smaller.





**Figure 8-5. Crosstalk Test Setup**



**Figure 8-6. Crosstalk Stimulus Input Signal**

Figure 8-7 and Figure 8-8 depict the measured results for the crosstalk test using the setup from Figure 8-5.




All inputs except the input channel "under test" undergo large transient voltage steps as described by the test procedure above. The impact on the channel under test, for example AIN0 in [Figure 8-7](#), is visible in the zoomed plot for AIN0 output codes (see secondary y-axis). In all cases, the deviation from the ideal output is approximately 70 codes (LSBs) on the 24 bit level or less, which corresponds to 1LSB on the 18 bit level.

All other channels perform similar to AIN0 when undergoing the same test. As another example and to demonstrate the similarity between channels, the impact on channel AIN6 from crosstalk is also shown as seen in [Figure 8-8](#). All other channels (AIN2, AIN4, AIN8, AIN10, AIN12, AIN14) are tested using the same procedure, and crosstalk in the order of 18 bit level or less is confirmed.

### 8.2.2 3-Terminal V/I PLC Analog Input Module

[Figure 8-9](#) illustrates a 3-terminal, differential analog input module (AIM), using a discrete burden resistor for the 4-20mA measurement. In a typical 3-terminal input module, there is a separate screw terminal for each voltage and current input. During installation of the module, the user applies an external short between the V+ (voltage) and I+ (current) screw terminal, which eliminates the need for a switch selecting or deselecting the shunt resistor. Therefore, the overall measurement error for the current input is reduced, compared to the circuit which includes a select switch, as shown in [Table 8-4](#).




**Figure 8-9. 3-Terminal V/I PLC Analog Input Module**

Two ADC inputs are used per V/I differential input channel. Therefore, a maximum of 8 differential analog inputs can be implemented using one ADS125H18 device.

### 8.2.3 2-Terminal V/I PLC Analog Input Module With Solid State Switch

Figure 8-10 illustrates a 2-terminal, differential analog input module (AIM), using a discrete burden resistor for the 4-20mA measurement and a high-resistive switching element (solid-state or semiconductor) to switch between current and voltage measurement mode.



**Figure 8-10. 2-Terminal V/I PLC Analog Input Module With Solid State Switch**

To eliminate the error from the select switch on-resistance, a third ADC input is utilized to measure the positive terminal of the burden resistor (meaning, the node between burden and switch) for every channel. For example on channel 1, the voltage measurement is taken by sampling the differential voltage between AIN0 and AIN2, and the current measurement is taken by sampling the differential voltage between AIN1 and AIN2 as shown in Figure 8-10.

In this circuit, the voltage measured by the ADC is independent from the switch resistance. Instead of Equation 34, the equation is now given by:


$$V_{ADCin} = I_{in} \times R_{burden} \quad (42)$$

Therefore, the overall measurement error for the current input is reduced, compared to a circuit which includes a select switch, see Table 8-4.

Three ADC inputs are used per V/I differential input channel in this architecture. Therefore, a maximum of 4 differential analog inputs can be implemented using one ADS125H18 device.

#### 8.2.4 2-Terminal, single ended V/I PLC Analog Input Module

Figure 8-11 illustrates a 2-terminal, single-ended analog input module (AIM), using a discrete burden resistor for the 4-20mA measurement and a low-resistive switching element (relay or low- $R_{on}$  switch) to switch between current and voltage measurement mode.




**Figure 8-11. 2-terminal, single ended V/I PLC Analog Input Module**

Only one ADC input is used per V/I input channel in this architecture. Therefore, a maximum of 16 differential analog inputs can be implemented using one ADS125H18 device.

### 8.2.5 2-Terminal, I-Input PLC Analog Input Module

Figure 8-12 illustrates a 2-terminal, differential current input module, using a discrete burden resistor for the 4-20mA measurement. As there is no voltage measurement, there is no need for a switch to select the shunt resistor. Therefore, the overall measurement error for the current input is reduced, compared to the circuit which includes a select switch, as shown in Table 8-4.





**Figure 8-12. 2-Terminal, I-Input PLC Analog Input Module**

Two ADC inputs are used per differential current input channel. Therefore, a maximum of 8 differential current inputs can be implemented using one ADS125H18 device.

## 8.3 Power Supply Recommendations

### 8.3.1 Power Supplies


The device requires two power supplies: analog (AVDD) and digital (IOVDD). The analog power supply can be independently chosen from the digital power supply. The IOVDD supply sets the logic levels for the serial interface pins ( $\overline{CS}$ , SCLK, SDI, SDO/DRDY) and other digital I/O pins.

### 8.3.2 Power-Supply Sequencing

The power supplies can be sequenced in any order, but in no case must any analog or digital inputs exceed the respective analog or digital power-supply voltage and current limits.

### 8.3.3 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum device performance. As shown in [Figure 8-13](#), AVDD, IOVDD and CAPD must each be decoupled with at least a 1 $\mu$ F capacitor to GND. Also, AVDD, CAPA, REFOUT and REFP must be bypassed with a 1 $\mu$ F capacitor to AVSS. Place the supply bypass capacitors as close to the device power-supply pins as possible using low-impedance connections. Use multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins can offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



**Figure 8-13. Power Supply Decoupling**

## 8.4 Layout

### 8.4.1 Layout Guidelines

The following basic recommendations for the ADS125H18 layout help achieve the best possible performance of the ADC.

- For best performance, dedicate an entire PCB layer to a ground plane and do not route any other signal traces on this layer. However, depending on restrictions imposed by specific end equipment, a dedicated ground plane is not always practical. If ground plane separation is necessary, make a direct connection of the planes at the device. Do not connect individual ground planes at multiple locations to avoid the creation of unintentional ground loops.
- Use ceramic capacitors (for example, X7R grade) for the power-supply decoupling capacitors. High-K capacitors (Y5V) are not recommended. Place the required capacitors as close as possible to the device pins using short, direct traces. Placing the bypass capacitors on the same layer as close to the device yields the best results.
- Route digital traces away from all analog inputs and associated components to minimize interference.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, another path must be found to return to the source and complete the circuit. If forced into a larger path, the chance that the signal radiates increases. Sensitive signals are more susceptible to EMI interference.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react with the input bias current and cause an added error voltage. Reducing the loop area enclosed by the source signal and the return current reduces the inductance in the path. Reducing the inductance reduces the EMI pickup and reduces the high-frequency impedance at the input of the device.
- Watch for parasitic thermocouples in the layout. Dissimilar metals going from each analog input to the sensor can create a parasitic thermocouple that can add an offset to the measurement. Differential inputs must be matched for both the inputs going to the measurement source.
- Fill void areas on signal layers with ground fill.

- When applying an external clock, be sure the clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot. Glitches present on the clock input can lead to noise within the conversion data.

### 8.4.2 Layout Example

Figure 8-14 shows a basic layout example for the ADS125H18:

- C1 is the required capacitor at the REFOUT pin to AVSS.
- C2 is the required capacitor at the REFP pin to AVSS.
- C3, C4, C5, C6 and C7 are the power supply decoupling capacitors.
- Optional series resistors (R1 to R8) are shown for the SPI and digital lines. The series resistors help to reduce overshoot and ringing on the digital lines by smoothing the signal edges.




Figure 8-14. Layout Example

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [REF60xx High-Precision Voltage Reference with Integrated ADC Drive Buffer data sheet](#)
- Texas Instruments, [Design Methodology for MFB Filters in ADC Interface Applications application note](#)
- Texas Instruments, [QFN and SON PCB Attachment application note](#)

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2025	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ADS125H18V20IRHBR</a>	Active	Production	VQFN (RHB)   36	3000   LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS125 H18V20

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS125H18V20IRHBR	VQFN	RHB	36	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS125H18V20IRHBR	VQFN	RHB	36	3000	346.0	346.0	33.0






# EXAMPLE BOARD LAYOUT

RHB0036A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHB0036A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 MM THICK STENCIL  
 SCALE: 18X

EXPOSED PAD 33  
 67% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4229874/A 08/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025