



ABSTRACT


The ADCxxDJxx00RFEVM/SEEVm is an evaluation board used to evaluate the ADC12DJ5200RF, ADC12DJ4000RF, ADC08DJ5200RF, ADC12DJ5200SE analog-to-digital converters (ADC) from Texas Instruments. The ADC12DJ5200RF and SE is a dual-channel, 12/08-bit ADC, capable of operating at sampling rates up to 5.2 and 4 Giga-samples per second (GSPS) in dual-channel mode, or 10.4 and 8 GSPS in single-channel mode. The ADC12DJ5200RF/SE, ADC12DJ4000RF, ADC08DJ5200RF output data is transmitted over a standard JESD204C high-speed serial interface. This evaluation board also includes the following important features:

- Transformer-coupled signal input network allowing a single-ended signal source from 500 kHz to 9 GHz. ADC12DJ5200SE has an internal balun in the ADC chip.
- The LMX2594 clock synthesizer generates the ADC sampling clock
- The LMK04828, LMK61E2 and LMX2594 onboard system clock generator generates SYSREF and FPGA reference clocks for the high-speed serial interface
- Transformer-coupled clock input network to test the ADC performance with an external low-noise clock source
- LM95233 temperature sensor
- High-speed serial data output over a High Pin Count FMC+ interface connector

Note

To improve signal routing quality, serial lane polarity is inverted with respect to the standard FMC VITA-57 signal mapping. Signal mapping and polarity is shown in [Table 8-1](#)).

- Device register programming through USB connector and FTDI USB-to-SPI bus translator



Copyright © 2016, Texas Instruments Incorporated

Figure 1-1. EVM Orientation

The digital data from the ADCxxDJxx00RFEVM/SEEVm board is quickly and easily captured with the TSW14J57EVM data capture boards.

Note

The TSW14J57EVM cannot be used for JMODES that use 64b/66b encoding, or serial rates above 15 Gbps.

The TSW14J57EVM captures the high-speed serial data, decodes the data, stores the data in memory, and then uploads it to a connected PC through a USB interface for analysis. The High-Speed Data Converter Pro (HSDC Pro) software on the PC communicates with the hardware and processes the data.

With proper hardware selection in the HSDC Pro software, the TSW14J57 device is automatically configured to support a wide range of operating speeds of the ADCxxDJxx00RFEVM/SEEVm, but the device may not cover the full operating range of the ADC device. Serial data rates of 15 Gbps down to 1 Gbps are supported.

Table of Contents

1 Trademarks	3
2 Equipment	4
3 Setup Procedure	6
4 Device Configuration	14
5 Troubleshooting the ADC12DJ5200RFEVM/SEEVM	16
6 References	17
7 HSDC Pro Settings for Optional ADC Device Configuration	18
8 Signal Routing	24
A Analog Inputs	25
B Jumpers and LEDs	27
B Revision History	27

List of Figures

Figure 1-1. EVM Orientation.....	2
Figure 2-1. EVM Feature Locations.....	4
Figure 3-1. EVM Test Setup.....	6
Figure 3-2. Configuration GUI EVM Tab.....	9
Figure 3-3. Configuration GUI ADC Control.....	10
Figure 3-4. High Speed Data Converter Pro (HSDC) GUI.....	12
Figure 3-5. Additional Device Parameters Dialog Box.....	13
Figure 4-1. Low-Level Register Control Tab.....	15
Figure 7-1. ADC12DJ5200RFEVM/SEEVM Clocking System Block Diagram.....	19
Figure 7-2. Onboard Clocking System Block Diagram.....	20
Figure 7-3. External Reference Clocking System Block Diagram.....	21
Figure 7-4. External Clock Configuration.....	22
Figure 7-5. Onboard Clocking Configuration.....	23
Figure A-1. Analog Input Path.....	25
Figure A-2. 3 dB attenuation pad.....	26

List of Tables

Table 4-1. Supported and Non-Supported Features of the JESD204C Device.....	14
Table 4-2. Low-Level Controls.....	15
Table 5-1. Troubleshooting.....	16
Table 8-1. ADCxxDJxx00RFEVM/SEEVM Signal Routing.....	24
Table A-1. Analog Input Path.....	25
Table 10-1. Jumper Settings.....	27
Table 10-2. LEDs.....	27

1 Trademarks

Trilithic™ is a trademark of Trilithic, Inc.

K&L Microwave™ is a trademark of K&L Microwave.

Microsoft® and Windows® are registered trademarks of Microsoft Corporation.


Rohde & Schwarz® is a registered trademark of Rohde & Schwarz GmbH & Co.

All trademarks are the property of their respective owners.

2 Equipment

This section describes how to setup the EVM on the bench with the proper equipment to evaluate the full performance of the ADC device.

2.1 Evaluation Board Feature Identification Summary



Copyright © 2016, Texas Instruments Incorporated

Figure 2-1. EVM Feature Locations

2.2 Required Equipment

The following equipment and documents are included in the EVM evaluation kit:

- Evaluation board (EVM)
- Mini-USB cable
- Power cable

The following equipment is **not** included in the EVM evaluation kit, but is required for evaluation of this product:

- TSW14J57EVM data capture board and related items
- High-Speed Data Converter Pro software.
- PC computer running Microsoft® Windows® 7, or 10
- Two low-noise signal generator one for DEVCLK (Sampling clock) second for providing reference signal. TI recommends the following generators:
 - Rohde & Schwarz® SMA100B
 - Rohde & Schwarz® SMA100A
- One low-noise signal generator for analog input. TI recommends the following generators:
 - Rohde & Schwarz® SMA100B
 - Rohde & Schwarz® SMA100A
- Bandpass filter for analog input signal (2897 MHz or desired frequency). The following filters are recommended:
 - Bandpass filter, greater than or equal to 60-dB harmonic attenuation, less than or equal to 5% bandwidth, greater than 18-dBm power, less than 5-dB insertion loss
 - Trilithic™ 5VH-series tunable BPF
 - K&L Microwave™ BT-series tunable BPF
 - TTE KC6 or KC7-series fixed BPF
- Signal-path cables, SMA or BNC (or both SMA and BNC)

By default, the ADCxxDJxx00RFEVM/SEEVm has an external clocking solution. A few small board modifications enable onboard clocking. If onboard clocking is used, the following equipment is recommended.

- One low-noise signal generators. TI recommends similar models to the analog input source.
- A bandpass filter for the analog input. TI recommends a filter similar to the analog-input path filter.

Note

The frequency of clock source used to drive the external reference clock (labeled REF CLK J17) displayed on the first page of the GUI under Reference Clock. The reference clock frequency is calculated by the GUI using JMODE and the sampling frequency (F_s) entered by the user. The reference clock generator and device clock generator must be frequency-locked using a common 10-MHz reference.

3 Setup Procedure




Figure 3-1. EVM Test Setup

Note

The HSDC Pro software must be installed before connecting the TSW14J57EVM to the PC for the first time.

3.1 Install the High Speed Data Converter (HSDC) Pro Software

1. Download the most recent version of the HSDC Pro software from www.ti.com/tool/dataconverterpro-sw. Follow the installation instructions to install the software.

3.2 Install the Configuration GUI Software

1. Download the Configuration GUI software from the EVM tool folder at [ADC12DJ5200RF GUI](#).
2. Extract files from the .zip file.
3. Run the executable file (`setup.exe`), and follow the instructions.

3.3 Connect the EVM and TSW14J57EVM

With the power off, connect the ADCxxDJxx00RFEVM/SEEVM to the TSW14J57EVM through the FMC connector as shown in [Figure 3-1](#). Ensure that the standoffs provide the proper height for robust connector connections.

3.4 Connect the Power Supplies to the Boards (Power Off)

1. Confirm that the power switch on the TSW14J57EVM is in the off position. Connect the power cable to a 12-V DC (minimum 4A) power supply. Ensure the proper supply polarity by confirming that the outer surface of the barrel connector is GND and the inner portion of the connector is 12 V. Connect the power cable to the EVM power connector.
2. Confirm that the power switch for the ADC12DJ5200EVMs power supply is in the off position. Connect the power cable to a 12-V DC (minimum 2 A) power supply. Make sure the proper supply polarity by confirming

that the outer surface of the barrel connector is GND and the inner portion of the connector is 12 V. Connect the power cable to the EVM power connector.

CAUTION

Make sure the power connections to the EVMs are the correct polarity. Failure to do so may result in immediate damage.

Leave the power switches in the off position until directed later.

3.5 Connect the Signal Generators to the EVM (RF Outputs Disabled Until Directed)

Connect a signal generator to the VIN input of the ADC12DJ5200RFEVM through a bandpass filter and attenuator at the SMA connector. This must be a low-noise signal generator. TI recommends a bandpass filter to filter the signal from the generator. Configure the signal generator for 2897 MHz, 6 dBm.

Note: ADC12DJ5200SE has an integrated input balun and external balun is not required. When using ADC12DJ5200SE EVM INAP(connector J5) should be used Channel A input and INBP(J6) should be used for channel B input. To apply an analog input signal use a bandpass filter to filter the signal from the generator. Configure the signal generator for 2897 MHz, 0 dBm.

When External Clocking is Used

1. Connect a signal generator to the DEVCLK input of the EVM through a bandpass filter. This signal generator must be a low-noise signal generator. TI recommends a Trilithic-tunable bandpass filter to filter the signal coming from the generator. Configure the signal generator for the desired clock frequency in the range of 0.8 to 5.2 GHz. For best performance when using an RF signal generator, the power input to the CLK SMA connector must be 10 dBm (2.0 Vpp into 50 Ω). The signal generator must increase above 10 dBm by an amount equal to any additional attenuation in the clock signal path, such as the insertion loss of the bandpass filter. For example, if the filter insertion loss is 2 dB, the signal generator must be set to 10 dBm + 2 dB = 12 dBm.
1. Connect a signal generator to the reference signal input of the EVM at REF CLK(J17). Configure the signal generator for the desired (260MHz) clock frequency. Set the output power to approximately 6–9 dBm.

Note

- a. The Reference clock frequency can be obtained from the ADC12DJ5200EVM GUI. Once the ADC12DJ5200EVM GUI is configured to the desired JMODE mode and clock rate. The Reference Clock frequency required by the EVM is displayed on first page of the GUI shown with red square in [Figure 3-2](#)
- b. Ensure that the DEVCLK and Reference clock sources are frequency-locked using a common 10-MHz reference to ensure functionality. Frequency locking the input signal generator to the other generators can also be done if coherent sampling is desired.
- c. Do not turn on the RF output of any signal generator at this time.
- d. When using the ADC in single-input mode, the device uses both edges of DEVCLK for sampling.

3.6 Turn On the TSW14J57EVM Power and Connect to the PC

1. Turn on the power switch of the TSW14J57EVM.
2. Connect a mini-USB cable from the PC to the TSW14J57EVM.
3. If this is the first time connecting the TSW14J57EVM to the PC, follow the on-screen instructions to automatically install the device drivers. See the [TSW14J57EVM user's guide](#) for specific instructions.

3.7 Turn On the ADC12DJ5200RFEVM/SEEVM Power Supplies and Connect to the PC

1. Turn on the 12-V power supply to power up the EVM.
2. Connect the EVM to the PC with the mini-USB cable.

3.8 Turn On the Signal Generator RF Outputs

Turn on the RF signal output of the signal generator connected to VIN. If external clocking is used, turn on the RF signal outputs connected to DEVCLK and Reference clock.

3.9 Open the ADC12DJ5200RFEVM/SEEVM GUI and Program the ADC and Clocks

The Device Configuration GUI is installed separately from the HSDC Pro installation and is a stand-alone GUI.

Note

The max clock rate supported by ADC12DJ4000RF is 4000 MHz and only 8-bit mode are supported by ADC08DJ5200RF. All the 12-bit and 15-bit modes are disabled on ADC08DJ5200RF.




Figure 3-2. Configuration GUI EVM Tab

Figure 3-2 and Figure 3-3 show the GUI open to the *EVM* tab and *Control* tab respectively. Tabs at the top of the panel organize the configuration into device and EVM features with user-friendly controls and a low-level tab for directly configuring the registers. The EVM has three configurable devices, namely the ADC12DJ5200RF/SE, LMK04828, LMK61E2, and LMX2594. The register map for each device is provided in the device data sheet ([ADC12DJ5200RF/SE 10.4-GSPS Single Channel or 5.2-GSPS Dual Channel, 12-bit, RF, LMK0482xB Ultra Low-Noise JESD204B Cmplnt Clk Jitter Cleaner w/ Dual Loop PLLs](#), and [LMX2594 15-GHz Wideband PLLatinum™ RF Synthesizer](#), respectively).

1. Open the ADC12DJ5200RFEVM GUI.
2. Select the external clock as the clock source.
3. Enter $F_s = 5200$ MHz MSPS as the external F_s selection.
4. Select JMODE1 for the sampling and Calibration mode.
5. Click *Program Clocks and ADC* (Note: This action will overwrite any previous device register settings.)
6. The Reference frequency required by the EVM is shown under indicator Reference Clock.

3.10 Calibrate the ADC Device on the EVM




Figure 3-3. Configuration GUI ADC Control

1. With the EVM GUI open on the PC, navigate to the *Control* tab.
2. To calibrate the ADC, click *Cal Triggered/Running* once, then click it again. This will stop and re-start the Calibration engine.

Note

This calibrate button executes a calibration sequence that is required for full performance. This calibration is performed automatically during the [Section 3.9](#) step but must be performed again, any time the sampling rate changes, after significant temperature change of the ADC, or after exiting the power-down mode. See the ADC12DJ5200RF/SE device data sheet, ([SLVSEN9](#)) for details regarding the necessary calibration sequence.

3. To enable background calibration, use the following steps:

- Navigate to the *JESD204C* tab and click on *JESD Block Enable* to stop the JESD204C block.
 - Navigate back to the *Control* tab and click on *Enable Calibration Block* to disable calibration and allow setting changes.
 - Click on *Enable Background Cal.*
 - If background offset calibration is desired also, click on *Enable Background Offset Cal.*
 - Click on *Enable Calibration Block* to re-enable the calibration subsystem
 - Navigate to the *JESD204C* tab and click on *JESD Block Enable* to re-start the JESD204C block.
 - Navigate back to the *Control* tab and click the *Cal Triggered/Running* button once, then click it again. This restarts the Calibration engine.
4. To disable background calibration, use the following steps:
- Navigate to the *JESD204C* tab and click on *JESD Block Enable* to stop the JESD204C block.
 - Navigate back to the *Control* tab and click on *Enable Calibration Block* to disable calibration and allow setting changes.
 - If background offset calibration was enabled, click on *Enable Background Offset Cal* to disable the feature.
 - Click on *Enable Background Cal* to disable the feature.
 - Click on *Enable Calibration Block* to re-enable the calibration subsystem.
 - Navigate to the *JESD204C* tab and click on *JESD Block Enable* to re-start the JESD204C block.
 - Navigate back to the *Control* tab and click the *Cal Triggered/Running* button once, then click it again. This restarts the Calibration engine.

3.11 Open the HSDC Software and Load the FPGA Image to the TSW14J57EVM

1. Open the HSDC Pro software.
2. Click *OK* to confirm the serial number of the TSW14J57EVM device. If multiple TSWxxxx boards are connected, select the model and serial number for the one connected to the ADC12DJ5200RFEVM/SEEVm.
3. Select the ADC12DJxx00RF_JMODE1 device from the ADC select drop-down in the top left corner.
4. When prompted, click *Yes* to update the firmware.

Note

If the user configures the EVM with options other than the default register values, different instructions may be required for selecting the device in HSDC Pro. See [Section 7](#) for more details.

5. Enter the ADC Output Data Rate (f_{SAMPLE}) as "10400M" or the desired output sample rate. This number must be equal to the actual sampling rate of the device and must be updated if the sampling rate changes.

3.12 Capture Data Using the HSDC Pro Software

The following steps show how to capture data using the HSDC Pro software (see [Figure 3-4](#)):

1. Select the test to perform.
2. Select the data view.
3. Select the channel to view.
4. Click the capture button to capture new data.

Additional tips:

- Use the *Notch Frequency Bins* from the *Test Options* file menu to remove bins around DC (eliminate DC noise and offset) or the fundamental (eliminate phase noise from signal generators).
- Open the *Capture Option* dialog from the *Data Capture Options* file menu to change the capture depth or to enable Continuous Capture or FFT averaging.
- For analyzing only a portion of the spectrum, use the *Single Tone* test with the *Bandwidth Integration Markers* from the *Test Options* file menu. The *Channel Power* test is also useful.
- For analyzing only a subset of the captured data, set the *Analysis Window (samples)* setting to a value less than the number of total samples captured and move the green or red markers in the small transient data window at the top of the screen to select the data subset of interest.




Figure 3-4. High Speed Data Converter Pro (HSDC) GUI

When using decimation and NCO features, click the gear symbol to access the *Additional Device Parameters* dialog box to enter the following details:

1. ADC Sampling Rate
2. ADC Input Signal Frequency
3. NCO Frequency
4. Decimation Factor

The HSDC Pro GUI will calculate the *ADC Output Data Rate* based on these inputs. The *Fundamental and Harmonic* frequency locations will also be calculated and identified in the FFT display.




Figure 3-5. Additional Device Parameters Dialog Box

4 Device Configuration

The ADC device is programmable through the serial programming interface (SPI) bus accessible through the FTDI USB-to-SPI converter located on the EVM. A GUI is provided to write instructions on the bus and program the registers of the ADC device.

For more information about the registers in the ADC device, see the [ADC12DJ5200RF/SE device data sheet](#).

4.1 Supported JESD204C Device Features

The ADC device supports some configuration of the JESD204C interface. Due to limitations in the TSW14J57EVM firmware, all JESD204C link features of the ADC device are not supported. [Table 4-1](#) lists the supported and non-supported features.

Table 4-1. Supported and Non-Supported Features of the JESD204C Device

JESD204C Feature	Supported by ADC Device	Supported by TSW14J57EVM	Supported by TSW14J58EVM
Number of lanes per link (L)	L = 1, 2, 3, 4, 6, 8 ⁽¹⁾	L = 1, 2, 3, 4, 6, 8 supported	L = 1, 2, 3, 4, 6, 8 supported
Total number of lanes active	2, 4, 6, 8, 12, 16	2, 4, 6, 8, 12, 16	2, 4, 6, 8, 12, 16
Number of frames per multiframe (K)	$K_{\min} = 3-256$, ⁽¹⁾ $K_{\max} = 256$, $K_{\text{step}} = 1$ or 2	Most values of K supported, constrained by requirement that $K \times F = 4^n$	Most values of K supported, constrained by requirement that $K \times F = 4^n$
Scrambling	Supported	Supported	Supported
Test patterns	PRBS7, PRBS9, PRBS15, PRBS23, PRBS31, Ramp, Transport Layer test, D21.5, K28.5, Repeat ILA, Modified RPAT, Serial Out 0, Serial Out 1, Clock test, ADC Test Pattern ⁽¹⁾	ILA, Ramp, Long/Short Transport	ILA, Ramp, Long/Short Transport
Speed	Lane rates from 0.8 to 17.12 Gbps ⁽¹⁾	Lane rates from 2 to 15 Gbps $f_{(\text{SAMPLE})}$ parameter must be properly set in HSDC Pro GUI.	Lane rates from 0.6 to 17.16Gbps $f_{(\text{SAMPLE})}$ parameter must be properly set in HSDC Pro GUI.

(1) Dependent on bypass or decimation mode and output rate selection. Always disable the JESD204 block before changing any of the JESD204C settings. Once the settings are changed, re-enable the JESD204 block.

4.2 Tab Organization

Control of the ADC device features are available in the EVM, Control, JESD204C, NCO Configuration tabs.

4.3 Low-Level Control

The *Low Level View* tab, illustrated in Figure 4-1, allows configuration of the devices at the bit-field level. At any time, the controls in Table 4-2 can be used to configure or read from the device.

Table 4-2. Low-Level Controls

Control	Description
Register map summary	Displays the devices on the EVM, registers for those devices, and the states of the registers <ul style="list-style-type: none"> Clicking on a register field allows individual bit manipulation in the register data cluster The value column shows the value of the register at the time the GUI was last updated The LR column shows the value of the register at the time the register was last read
Write register button	Write to the register highlighted in the register map summary with the value in the <i>Write Data</i> field
Write all button	Update all registers shown in the register map summary with the values shown in the <i>Register Map</i> summary
Read register button	Read from the register highlighted in the <i>Register Map</i> summary and display the results in the <i>Read Data</i> field Can be used to re-synchronize the GUI with the state of the hardware
Read-all button	Read from all registers in the <i>Register Map</i> summary and display the current state of the hardware
<i>Load Configuration</i> button	Load a configuration file from disk and register address/data values in the file
<i>Save Configuration</i> button	Save a configuration file to disk that contains the current state of the configuration registers
<i>Register Data</i> cluster	Manipulate individual accessible bits of the register highlighted in the register map summary
Individual register cluster with read or write register buttons	Perform a generic read or write command to the device shown in the <i>Block</i> drop-down box using the address and write data information




Figure 4-1. Low-Level Register Control Tab

5 Troubleshooting the ADC12DJ5200RFEVM/SEEV

Table 5-1 lists some troubleshooting procedures.

Table 5-1. Troubleshooting

Issue	Troubleshoot
General problems	<ul style="list-style-type: none"> Verify the test setup shown in Figure 3-1, and repeat the setup procedure as described in this document. Check power supply to EVM and TSW14J57EVM. Verify that the power switch is in the on position. Check signal and clock connections to EVM. Visually check the top and bottom sides of the board to verify that nothing looks discolored or damaged. Ensure the board-to-board FMC+ connection is secure. Try pressing the CPU_RESET button on the TSW14J57EVM. Also try clicking <i>Instrument Options</i> → <i>Reset Board</i> after changing the ADC configuration. Try power-cycling the external power supply to the EVM, and reprogram the LMK and ADC devices.
TSW14J57 LEDs are not correct	<ul style="list-style-type: none"> Verify the settings of the configuration switches on the TSW14J57EVM. Verify that the clock going to the CLK input is connected and the appropriate LEDs are blinking. Verify that the ADC device internal registers are configured properly. If LEDs are not blinking, reprogram the ADC EVM devices. Try pressing the CPU_RESET button on the TSW14J57EVM. Try capturing data in HSDC Pro to force an LED status update
Configuration GUI is not working properly	<ul style="list-style-type: none"> Verify that the USB cable is plugged into the EVM and the PC. Check the computer device manager and verify that a <i>USB serial device</i> is recognized when the EVM is connected to the PC. Verify that the green <i>USB Status</i> LED light in the top right corner of the GUI is lit. If it is not lit, click the <i>Reconnect FTDI</i> button. Try restarting the configuration GUI.
Configuration GUI is not able to connect to the EVM	<ul style="list-style-type: none"> Use the free FT_PROG software from FTDI chip and verify that the onboard FTDI chip is programmed with the product description <i>ADC12DJ5200RF</i>.
HSDC Pro software is not capturing good data or analysis results are incorrect.	<ul style="list-style-type: none"> Verify that the TSW14J57EVM is properly connected to the PC with a mini-USB cable and that the board serial number is properly identified by the HSDC software. Check that the proper ADC device mode is selected. The mode should match in HSDC Pro and the ADC GUI. Check that the analysis parameters are properly configured.
HSDC Pro software gives a time-out error when capturing data	<ul style="list-style-type: none"> Try to reprogram the LMK device and reset the JESD204 link. Verify that the ADC sampling rate is correctly set in the HSDC software. Try pressing the CPU_RESET button on the TSW14J57EVM. Also try clicking <i>Instrument Options</i> → <i>Reset Board</i> after changing the ADC configuration. Try to recapture again. Select <i>Instrument Options</i> → <i>Download Firmware</i> and download 'TSW14J57RevE_16L_XCVR_ADCDDRACBRAM.rbf'. Try to capture again.
Sub-optimal measured performance	<ul style="list-style-type: none"> Try clicking <i>Cal Triggered/Running</i> button 2× to re-calibrate the ADC in the current operating conditions. It is located on the <i>Control</i> tab of the configuration GUI. Check that the spectral analysis parameters are properly configured. Verify that bandpass filters are used in the clock and input signal paths and that low-noise signal sources are used.

6 References

This section provides references to technical documents and user's guides.

6.1 Technical Reference Documents

- [ADC12DJ5200RF device data sheet](#)
- [ADC12DJ5200SE device data sheet](#)
- [TSW14J57EVM user's guide](#)
- [TSW14J56EVM user's guide](#)
- [High-Speed Data Converter Pro GUI User's Guide](#), also available in the help menu of the software
- [LMK04828 data sheet](#)
- [LMX2594 data sheet](#)
- [FTDI USB to Serial Driver Installation Manual \(\[www.ftdichip.com/Support/Documents/InstallGuides.htm\]\(http://www.ftdichip.com/Support/Documents/InstallGuides.htm\)\)](#)

6.2 TSW14J57EVM Operation

Refer to the [TSW14J57EVM user guide](#) for configuration and status information.

7 HSDC Pro Settings for Optional ADC Device Configuration

This appendix provides settings for optional ADC device configuration in HSDC Pro.

7.1 Changing the Number of Frames per Multi-Frame (K)

Changing the number of frames per multi-frame output by the JESD204 transmitter (ADC device) is configured using the K parameter on the *JESD204C* tab in the *Configuration* GUI. This parameter must be matched by the receiving device, and the SYSREF frequency must also be programmed to a compatible frequency. Ensure that the K value complies with the *K Min* and *Step* values for the selected JMODE. Refer to the ADC12DJ5200RF/SE operating modes table in the data sheet.

7.2 Customizing the EVM for Optional Clocking Support

The ADC12DJ5200RFEVM/SEEVM can be clocked using 3 different methods: external clock option, onboard clock option and external reference clock option.

7.2.1 External Clocking Option (Default)

By default, the EVM is configured to use the external clock option. The user provide and external clock signal for both the ADC sampling clock(DEVCLK at J10) and also the Reference clock(REF CLK at J17) which feed into the LMK04828 and is used in clock distribution mode and provides the FPGA reference clock, FPGA SYSREF signal and ADC SYSREF signal. If coherent sampling is desired the external clocking has to be used. [Figure 7-1](#) shows the block diagram of external clocking option:

The EVM can be configured to use external clocks with the following steps (see [Figure 7-4](#)):

1. Modify the hardware:
 - a. Remove R171 and R174, populate C2 and C3.
 - b. Remove C52 and C306, populate C60 and C61
 - c. Install Jumper J13




Figure 7-1. ADC12DJ5200RFEVM/SEEVm Clocking System Block Diagram

7.2.2 Onboard Clocking Option

All the required clocking is generated on the EVM and no external clock signal is required. The LMK61E2 generates the reference frequency LMK00304 make two copies of the reference signal and sends the one copy to LMX2594 to generate the sampling clock for the ADC and LMK04828 uses the second copy in clock distribution mode to provides the FPGA reference clock, FPGA SYSREF signal and ADC SYSREF signal. [Figure 7-2](#) shows the block diagram of onboard clocking option:

The EVM can be configured to use onboard clocking option with the following steps (see [Figure 7-5](#)):

- Remove C2 and C3, populate R171 and R174
- Remove C60 and C61, populate C52 and C306
- Uninstall Jumper J13




Figure 7-2. Onboard Clocking System Block Diagram

7.2.3 External Reference Clocking Option

The Reference clock(J17) is provided by an external source. The LMK00304 make two copies of the reference signal and sends the one copy to LMX2594 to generate the sampling clock for the ADC and LMK04828 uses the second copy in clock distribution mode to provides the FPGA reference clock, FPGA SYSREF signal. The ADC SYSREF signal is generated by the LMX2594. Figure 7-3 shows the block diagram of external reference clocking option:

The EVM can be configured to use external reference clocking option with the following steps (see Figure 7-5):

- Remove C2 and C3, populate R171 and R174
- Remove C60 and C61, populate C52 and C306
- Install Jumper J13




Figure 7-3. External Reference Clocking System Block Diagram




Figure 7-4. External Clock Configuration




Figure 7-5. Onboard Clocking Configuration

8 Signal Routing

8.1 Signal Routing

Table 8-1 provides the signal routing details for the ADC12DJ5200RFEVM/SEEVM.

Table 8-1. ADCxxDJxx00RFEVM/SEEVM Signal Routing

JESD204C Output	Link	LID	FMC(+) Pins	FMC(+) Signal Names ⁽¹⁾
DA0	A	0	A10,A11	DP3_M2C
DA1	A	1	C6,C7	DP0_M2C
DA2	A	2	A6,A7	DP2_M2C
DA3	A	3	A2,A3	DP1_M2C
DB0	B	0	B12,B13	DP7_M2C_INV
DB1	B	1	A14,A15	DP4_M2C_INV
DB2	B	2	B16,B17	DP6_M2C_INV
DB3	B	3	A18,A19	DP5_M2C_INV
DA4	A	4	Z12,Z13	DP11_M2C
DA5	A	5	Y10,Y11	DP10_M2C
DA6	A	6	B8,B9	DP8_M2C
DA7	A	7	B4,B5	DP9_M2C
DB4	B	4	Y14,Y15	DP12_M2C_INV
DB5	B	5	Z16,Z17	DP13_M2C_INV
DB6	B	6	Y18,Y19	DP14_M2C_INV
DB7	B	7	Y22,Y23	DP15_M2C_INV

(1) Red items with _INV in the signal name are inverted with respect to standard FMC polarity.

A Analog Inputs

Table A-1 provides the different settings for setting the analog inputs path.

Table A-1. Analog Input Path

Coupling	Input	SMA to Use	R2, R6, R10, R14	R1, R8, R9, R16
AC (default) 5200RF	S/E Balun (500kHz to 9GHz)	INA(J4), INB(J7)	0 Ω	DNI
AC (default) 5200SE	Intergrated Balun	INAP(J5) INBP(J6)	DNI	R1, R16 = DNI C74, C75 = 0.1uF
AC	Differential 5200SE = N/A	INAP(J5), INAM(J3), INBP(J6), INBM(J8)	DNI	0.1 μF
DC	Differential 5200SE = N/A	INAP, INAM, INBP, INBM	DNI	0 Ω




Figure A-1. Analog Input Path

A 3dB attenuation pad is added between the inputs and the ADC. The 3 dB pad helps with the flatness of the frequency response.




Figure A-2. 3 dB attenuation pad

B Jumpers and LEDs

10.1 Jumper settings

Table 10-1 shows the jumper settings and Table 10-2 shows the LED functionality.

Table 10-1. Jumper Settings

Label	Description	Function
J12	ADC power down jumper.	Installed: ADC powered down. Uninstalled: ADC powered up(default)
J13	Select the source for Reference clock signal	Installed: External Reference clock signal is selected(default). Uninstalled: Onboard reference signal (LMK61E2) is selected.
J18	When hardware calibration trigger option is enabled. The ADC's calibration routine is can be enable using external signal	Installed: ADC's calibration routine is triggered. Uninstalled: ADC's calibration routine is not triggered(default).
J19	Selects the source for SPI signals	Installed: SPI signals from FMC+ connector are controlling the devices on the EVM. Uninstalled: SPI signal from the onboard FTDI IC is controlling the devices on the EVMS

Table 10-2. LEDs

Label	Function
D1	High temp indicator
D2	High input power on channel A
D3	High input power on channel B

B Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2021) to Revision B (March 2023)	Page
• Added ADC12DJ5200SEEVm to the User's Guide.....	1
<hr/>	
Changes from Revision * (April 2019) to Revision A (June 2021)	Page
• Changed the abstract to include additional devices.....	1
• Added a Note to Open the ADC12DJ5200RFEVM/SEEVm GUI and Program the ADC and Clocks	9

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
2. *Limited Warranty and Related Remedies/Disclaimers:*
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGRADATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。

<https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-delivered-in-japan.html>

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないものご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿 6 丁目 2 4 番 1 号

西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。 <https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-for-power-line-communication.html>

3.4 European Union

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):*

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

-
4. *EVM Use Restrictions and Warnings:*
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 *Safety-Related Warnings and Restrictions:*
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
 5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
 6. *Disclaimers:*
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
 7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
-

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025