















TS3USB221

JAJSGT5J-NOVEMBER 2006-REVISED JANUARY 2019

TS3USB221 シングル・イネーブル付きの High-Speed USB 2.0 (480Mbps)、1:2 マルチプレクサ/デマルチプレクサ・スイッチ

特長

- 2.3V および 3.6V の V_{CC} で動作
- V_{I/O} は最大 5.5V 振幅の信号に対応
- 1.8V 互換の制御ピン入力
- OE がディセーブルのとき低消費電カモード (1μA)
- $r_{ON} = 6\Omega$ (最大値)
- $\Delta r_{ON} = 0.2\Omega$ (標準値)
- C_{io(ON)} = 6pF (最大値)
- 低消費電力:最大値 30µA
- 人体モデル (HBM) で 2000V 超の ESD
- 高帯域幅: 1.1GHz (標準値)

2 アプリケーション

- USB 1.0、1.1、2.0 の信号ルーティング
- モバイル産業用プロセッサ・インターフェイス (MIPI™) 信号ルーティング
- MHL 1.0

3 概要

TS3USB221 は高帯域幅スイッチであり、ハンドセットや 民生用アプリケーション (例:携帯電話、デジタル・カメラ、 ノート PC) での High-Speed USB 2.0 信号のスイッチン グに特化して設計され、ハブやコントローラで USB I/O が 限られている状況に有用です。このスイッチは帯域幅が広 く (1.1GHz)、エッジと位相の歪みを最小限に抑えて信号 を通過させることができます。このデバイスは、USB ホス ト・デバイスからの差動出力を、対応する2つの出力のど ちらかに多重化します。このスイッチは双方向であり、出力 での高速信号の減衰は全くないか、あってもわずかです。 TS3USB221 は、ビット間のスキューが小さく、チャネル間 のノイズ分離が大きくなるよう設計されています。また、 TS3USB221 は High-Speed USB 2.0 (480Mbps) など


の各種規格に適合しています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)		
TS3USB221	VSON (10)	3.00mm×3.00mm		
133030221	UQFN (10)	1.50mm×2.00mm		

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

概略回路図、各 FET スイッチ (SW)



B ν_{CC} Charge Pump

EN (see Note A)

EN はスイッチに印加される内部イネーブル信 号です。



·—

1	特長 1		8.1 Overview	12
2	アプリケーション1		8.2 Functional Block Diagram	
3	概要1		8.3 Feature Description	
4	改訂履歴		8.4 Device Functional Modes	12
5	Pin Configuration and Functions	9	Application and Implementation	13
6	Specifications4		9.1 Application Information	13
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	13
	6.2 ESD Ratings	10	Power Supply Recommendations	15
	6.3 Recommended Operating Conditions	11	Layout	15
	6.4 Thermal Information		11.1 Layout Guidelines	15
	6.5 Electrical Characteristics		11.2 Layout Example	16
	6.6 Dynamic Electrical Characteristics, V _{CC} = 3.3 V ±	12	デバイスおよびドキュメントのサポート	17
	10% 6		12.1 ドキュメントのサポート	17
	6.7 Dynamic Electrical Characteristics, V _{CC} = 2.5 V ±		12.2 ドキュメントの更新通知を受け取る方法	17
	10% 6		12.3 コミュニティ・リソース	17
	6.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 10\%$ 6		12.4 商標	17
	6.9 Switching Characteristics, V _{CC} = 2.5 V ± 10% 6		12.5 静電気放電に関する注意事項	17
	6.10 Typical Characteristics 7		12.6 Glossary	17
7	Parameter Measurement Information 8	13	メカニカル、パッケージ、および注文情報	17
8	Detailed Description 12			


4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision I (January 2016) から Revision J に変更 4 Revision H (February 2015) から Revision I に変更 Page Changed V_{IH} Max from 5.5 to V_{CC} in Recommended Operating Conditions table 4 Revision G (September 2010) から Revision H に変更 Page 「特長」の最初の箇条書き項目を「2.5V および 3.3V の V_{CC} で動作」から「2.3V および 3.6V の V_{CC} で動作」に 変更 1 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加 1 「注文情報」表を削除 1



5 Pin Configuration and Functions







Pin Functions

PIN NAME NO.		1/0	DESCRIPTION		
		1/0			
1D+	1	I/O	LICD nort 4		
1D-	2	I/O	USB port 1		
2D+	3	I/O	LICD most 0		
2D-	4	I/O	USB port 2		
GND	5	_	Ground		
ŌĒ	6	1	Bus-switch enable		
D-	7	I/O	Common HCD mort		
D+	8	I/O	Common USB port		
S	9	I	Select input		
V _{CC}	10	_	Supply voltage		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
V_{IN}	Control input voltage (2) (3)			7	V
V _{I/O}	Switch I/O voltage ^{(2) (3) (4)}		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±120	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1).

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V _{IH}	High-level control input voltage	V _{CC} = 2.3 V to 2.7 V	0.46 \/	V _{CC}	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.46 × V _{CC}		V
.,	Low-level control input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.05 \/	V
V_{IL}		0	0.25 × V _{CC}	V	
$V_{I/O}$	Data input/output voltage		0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

		TS3U	TS3USB221		
	THERMAL METRIC ⁽¹⁾	DRC (VSON)	RSE (UQFN)	UNIT	
		10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	57.7	169.8		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	87.7	84.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	32.6	94.9	0000	
ΨЈТ	Junction-to-top characterization parameter	8.2	5.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	32.8	94.9		
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	18.5	N/A		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ V_I and V_O are used to denote specific conditions for $V_{I/O}$.

⁽⁵⁾ I_I and I_O are used to denote specific conditions for I_{I/O}.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1)

PAR	RAMETER	TES	T CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}		V _{CC} = 3.6 V, 2.7 V,	I _I = -18 mA				-1.8	V
I _{IN}	Control inputs	V _{CC} = 3.6 V, 2.7 V, 0 V,	$V_{IN} = 0 V \text{ to } 3.6 V$				±1	μΑ
I _{OZ} (3)		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V},$ $V_{O} = 0 \text{ V to } 3.6 \text{ V}, V_{I} = 0 \text{ V},$	$V_{IN} = V_{CC}$ or GND, Switch OFF				±1	μΑ
1		V _{CC} = 0 V	$V_{I/O} = 0 \text{ V to } 3.6 \text{ V}$				±2	μА
I _{OFF}			$V_{I/O} = 0 V \text{ to } 2.7 V$				±1	μА
I _{CC}		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} = V_{CC} \text{ or GND},$	$I_{I/O} = 0 \text{ V},$ Switch ON or OFF				30	μΑ
I _{CC} (low power mode)		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, $ $V_{IN} = V_{CC} \text{ or GND}$	Switch disabled (OE in high state)				1	μΑ
$\Delta I_{CC}^{(4)}$	Control	One input at 1.8 V, Other inputs at V _{CC} or GND	$V_{CC} = 3.6 \text{ V}$				20	μА
<u> </u>	inputs		$V_{CC} = 2.7 \text{ V}$				0.5	μΛ
C _{in}	Control inputs	V _{CC} = 3.3 V, 2.5 V,	V_{IN} = 3.3 V or 0 V			1	2	pF
C _{io(OFF)}		V _{CC} = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0$ V,	Switch OFF		3	4	pF
C _{io(ON)}		V _{CC} = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0$ V,	Switch ON		5	6	pF
r _{on} ⁽⁵⁾		V 2V 22V	$V_I = 0 V$,	I _O = 30 mA			6	0
Ion `'		$V_{CC} = 3 \text{ V}, 2.3 \text{ V}$	$V_1 = 2.4 V,$	$I_O = -15 \text{ mA}$			6	Ω
۸ ۳		V - 2 V 2 2 V	$V_I = 0 V$,	I _O = 30 mA		0.2		Ω
Δr_{on}		$V_{CC} = 3 \text{ V}, 2.3 \text{ V}$	$V_1 = 1.7,$	I _O = -15 mA		0.2		77
		V 2V 22V	$V_I = 0 V$,	I _O = 30 mA		1		0
r _{on(flat)}		$V_{CC} = 3 \text{ V}, 2.3 \text{ V}$	$V_1 = 1.7$,	$I_0 = -15 \text{ mA}$		1		Ω

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$ C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



6.6 Dynamic Electrical Characteristics, $V_{CC} = 3.3 \text{ V} \pm 10\%$

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 3.3 \text{ V} \pm 10$ %, GND = 0 V

PARAMETER		TEST CONDITIONS		UNIT
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 250 MHz$	-40	dB
O _{IRR}	OFF isolation	$R_L = 50 \Omega$, $f = 250 MHz$	-41	dB
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega$	1.1	GHz

(1) For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

6.7 Dynamic Electrical Characteristics, $V_{CC} = 2.5 \text{ V} \pm 10\%$

over operating range, $T_A = -40$ °C to 85 °C, $V_{CC} = 2.5$ V \pm 10%, GND = 0 V

PARAMETER		PARAMETER TEST CONDITIONS		UNIT
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 250 MHz$	-39	dB
O _{IRR}	OFF isolation	$R_L = 50 \Omega$, $f = 250 MHz$	-40	dB
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega$	1.1	GHz

(1) For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

6.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 10\%$

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 3.3 \text{ V} \pm 10$ %, GND = 0 V

	PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay ⁽²⁾ (3)			0.25		ns
t _{ON}	Line enable time S to D, nD OE to D, nD	S to D, nD			30	20
				17	ns	
	S to D, nD OE to D, nD	S to D, nD			12	
tOFF				10	ns	
t _{SK(O)}	(O) Output skew between center port to any other port (2)			0.1	0.2	ns
t _{SK(P)}	Skew between opposite transitions of the same	output $(t_{PHL} - t_{PLH})^{(2)}$		0.1	0.2	ns

⁽¹⁾ For Maximum or Minimum conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

6.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 10\%$

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 2.5 \text{ V} \pm 10$ %, GND = 0 V

	PARAME	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{pd}	Propagation delay ^{(2) (3)}			0.25		ns
	Line enable time	S to D, nD				no
t _{ON}	Line enable time			32	ns	
	Line disable time	S to D, nD			23	20
t _{OFF}	Line disable time OE to D, nD				12	ns
t _{SK(O)}	Output skew between center port to any		0.1	0.2	ns	
t _{SK(P)}	Skew between opposite transitions of the		0.1	0.2	ns	

¹⁾ For Maximum or Minimum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

⁽²⁾ Specified by design


⁽³⁾ The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. This time constant adds very little propagational delay to the system because it is much smaller than the rise/fall times of typical driving signals. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

⁽²⁾ Specified by design

The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. The time constraint adds very little propagational delay to the system because it is much smaller than the rise and fall times of typical driving signals. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.




6.10 Typical Characteristics






7 Parameter Measurement Information



- (1) All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 W, t_r< 5 ns, t_f<5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 6. Turnon (t_{ON}) and Turnoff Time (t_{OFF})



Channel OFF: 1D to D


V_{CTRL} = V_{CC} or GND

Network Analyzer Setup


Source Power = 0 dBm
(632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 7. OFF Isolation (O_{ISO})



Channel ON: 1D to D
Channel OFF: 2D to D
V_{CTRL} = V_{CC} or GND



DC Bias = 350 mV

Figure 8. Crosstalk (X_{TALK})



Parameter Measurement Information (continued)




Figure 9. Bandwidth (BW)





Figure 10. Propagation Delay



Parameter Measurement Information (continued)






Figure 11. Skew Test

OUTPUT SKEW $t_{SK(P)}$




Figure 12. ON-State Resistance (r_{on})



Parameter Measurement Information (continued)




Figure 13. OFF-State Leakage Current




Figure 14. Capacitance

8 Detailed Description


8.1 Overview

The TS3USB221 device is a 2-channel SPDT switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1.1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that reduces the power consumption to 1 μ A for portable applications with a battery or limited power budget.

The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB221 device integrates ESD protection cells on all pins, is available in a tiny μ QFN package (2 mm × 1.5 mm) and is characterized over the free-air temperature range from –40°C to 85°C.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Low Power Mode

The TS3USB221 has a low power mode that reduces the power consumption to 1 μ A when the device is not in use. The bus-switch enable pin \overline{OE} must be supplied with a logic high signal to put the device in low power mode and disable the switch.

8.4 Device Functional Modes

Table 1. Truth Table

S	ŌĒ	FUNCTION
X	Н	Disconnect
L	L	D = 1D
Н	L	D = 2D



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB221 solution can effectively expand the limited USB I/Os by switching between multiple USB buses in order to interface them to a single USB hub or controller. TS3USB221 can also be used to connect a single controller to two USB connectors.

9.2 Typical Application




Figure 15. Simplified Schematic

9.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed.

TI recommends that the digital control pins S and \overline{OE} be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.


9.2.2 Detailed Design Procedure

The TS3USB221 may be properly operated without any external components. However, it is recommended that unused pins be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible. Avoid placing the bypass caps near the D+/D-traces.

The high-speed D+/D- traces should always be matched lengths and must be no more than 4 inches, otherwise the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (V_{CC} or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

A printed circuit board with at least four layers is recommended because of high frequencies associated with the USB; two signal layers separated by a ground and power layer as shown in Figure 19.




Figure 19. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).



11.2 Layout Example




Figure 20. Package Layout Diagram



12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

- 『高速レイアウトのガイドライン』、SCAA082
- 『USB 2.0基板の設計およびレイアウトのガイドライン』、SPRAAR7

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

MIPI is a trademark of Mobile Industry Processor Interface Alliance.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 5-May-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN080104RSER	ACTIVE	UQFN	RSE	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5O, L5R, L5 V)	Samples
TS3USB221DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG	Samples
TS3USB221DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG	Samples
TS3USB221RSER	ACTIVE	UQFN	RSE	10	3000	RoHS & Green	Call TI NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5O, L5R, L5 V)	Samples
TS3USB221RSERG4	ACTIVE	UQFN	RSE	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57, L5O, L5R, L5 V)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 5-May-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3USB221RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1

www.ti.com 29-Sep-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TS3USB221RSER	UQFN	RSE	10	3000	189.0	185.0	36.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated