







SN75LVPE3410 JAJSQG7 - JUNE 2023

SN75LVPE3410 クワッド・チャネル PCI-Express 3.0 リニア・リドライバ

1 特長

- PCle 1.0/2.0/3.0、最高 8Gbps のインターフェイスを サポートするクワッド・チャネル・リニア・イコライザ
- 4GHz で最高 12dB の CTLE ブーストで、チャネルの 到達距離を拡大
- 非常に短いレイテンシ:70ps
- 4GHz で -17dB という優れた反射損失特性
- 小さい付加ランダム・ジッタ (PRBS データ):60fs (代
- 3.3V 単一電源
- 内部電圧レギュレータによる電源ノイズへの耐性
- 低消費電力:チャネルあたり 124mW (動作時)
- ヒートシンク不要
- ピンストラップまたは SMBus のプログラミング
- 1 つまたは複数の SN75LVPE3410 を使用して x2、 x4、x8、x16 PCle バス幅をサポート
- PCIe 用途での自動レシーバ検出
- プロトコルに依存しないリニア・リドライバにより、PCleリ ンク・トレーニングをシームレスにサポート
- 商業用温度範囲:0℃~70℃
- 4.0mm × 6.0mm、40 ピン WQFN パッケージ

2 アプリケーション

- デスクトップ PC またはマザーボード
- ノート PC
- データ・ストレージ
- モジュール搭載産業用コンピュータ

3 概要

SN75LVPE3410 は、4 チャネルの低消費電力高性能リ ニア・リピータまたはリドライバで、PCI Express (PCIe™) Generation 1.0、2.0、3.0 をサポートするよう設計されて います。


SN75LVPE3410 のレシーバは、連続時間リニア・イコライ ザ (CTLE) を搭載し、プログラマブルな高周波数での昇 圧を実現しています。イコライザは、相互接続媒体 (例: PCB 配線) に起因する符号間干渉 (ISI) によって完全に 閉じた入力アイ・パターンを開くことができます。 CTLE レ シーバにはリニア出力ドライバが接続されています。 SN75LVPE3410 のリニアなデータ・パスは送信プリセット 信号特性を維持します。リニア・リドライバは、最良の送受 信イコライゼーション設定になるようにリンク・トレーニングさ れた受動チャネルの一部になります。このリンク・トレーニ ング・プロトコルの透過性は、最良の電気的リンクと最短の レイテンシをもたらします。デバイスのプログラム可能なイ コライゼーションとそのリニアなデータ・パスにより、相互接 続チャネル内の物理的な配置の柔軟性が最大化され、チ ャネル全体の性能が向上します。

プログラム可能な設定は、ソフトウェア (SMBus または I²C)、またはピン制御を使用して簡単に適用できます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ ⁽²⁾
SN75LVPE3410	RNQ (WQFN, 40)	6mm × 4mm

- 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的なアプリケーション



Table of Contents

1 特長	1 7.2 Functional Block Diagram	10
2 アプリケーション		
3 概要	745	12
4 Revision History		12
5 Pin Configuration and Functions	0 A 4	14
6 Specifications	0 4 4!: 4: 1 f 4:	<mark>14</mark>
6.1 Absolute Maximum Ratings		<mark>14</mark>
6.2 ESD Ratings	0 0 D 0b. D	18
6.3 Recommended Operating Conditions	0.41	19
6.4 Thermal Information		<mark>2</mark> 1
6.5 DC Electrical Characteristics	0.4 D	<mark>2</mark> 1
6.6 High Speed Electrical Characteristics		<u>2</u> 1
6.7 SMBUS/I ² C Timing Characteristics		<mark>2</mark> 1
6.8 Typical Characteristics		<mark>2</mark> 1
7 Detailed Description1		<mark>2</mark> 1
7.1 Overview1		
	* * * * * * * * * * * * * * * * * * * *	

4 Revision History

DATE	REVISION	NOTES
June 2023	*	Initial Release

5 Pin Configuration and Functions




図 5-1. RNQ Package, 40-Pin WQFN (Top View)

表 5-1. Pin Functions

PIN		 (1)	DECORPORA
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
EN_SMB	2	I, 4-level	Four-level control input used to select SMBus/I ² C or Pin control. L0: Pin mode L1: RESERVED L2: RESERVED L3: I ² C or SMBus Target Mode
		I, 4-level	The 4-Level Control Input pins of SN75LVPE3410 is provided in 表 7-4.
In I ² C or SMBus Mode (EN_SMB = L3), the pins are used to set the I ² C or SMBus a of the device. The pin state is read on power up and decoded is provided in 表 7-5. In Pin mode (EN_SMB = L0), the pins are decoded at power up to control the CTLE setting as provided in 表 7-1.			
GAIN	Sets DC gain of CTLE at power up. L0: Reserved L1: Reserved L2: 0 dB (recommended) L3: 3.5 dB		L0: Reserved L1: Reserved L2: 0 dB (recommended)
GND	EP	Р	EP is the Exposed Pad at the bottom of the WQFN package. It is used as the GND return for the device. The EP should be connected to one or more ground planes through low resistance path. A via array provides a low impedance path to GND, and also improves thermal dissipation.
NC	1, 14, 15, 27, 28	_	No connect
PWDN1 21		I, 3.3 V LVCMOS	Two-level logic controlling the operating state of the redriver. The pin triggers PCle Rx detect state machine when toggled. High: Power down for channels 0 and 1 Low: Power up, normal operation for channels 0 and 1.
PWDN2	25	I, 3.3 V LVCMOS	Two-level logic controlling the operating state of the redriver. The pin triggers PCle Rx detect state machine when toggled. High: Power down for channels 2 and 3 Low: Power up, normal operation for channels 2 and 3.



表 5-1. Pin Functions (continued)

P	IN	TVD=(1)	DESCRIPTION		
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION		
RSVD1	8	_	RESERVED. Can be left unconnected or pulled up to VDD with 4.7k resistor.		
RSVD2	22	_	RESERVED. The pin must be pulled high to VDD with external 4.7k resistor.		
RSVD3	24	_	Reserved use for TI. The pin must be left floating (NC).		
RX_DET	26	I, 4-level	The RX_DET pin controls the receiver detect function. Depending on the input level, a 50 Ω or >50 k Ω termination to the power rail is enabled. More information is provided in \gtrsim 7-3.		
RX0N	30	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 0.		
RX0P	29	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 0.		
RX1N	33	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 1.		
RX1P	32	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 1.		
RX2N	37	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 2.		
RX2P	36	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 2.		
RX3N	40	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 3.		
RX3P	39	I	Non-inverting differential inputs to the equalizer. An on-chip, $100~\Omega$ termination resistor connects RXP to RXN. Channel 3.		
SCL	3	I/O, 3.3 V LVCMOS, open drain	SMBus / I^2C clock input / open-drain output. External 1 k Ω to 5 k Ω pullup resistor is require		
SDA	4	I/O, 3.3 V LVCMOS, open drain	SMBus / I^2C data input / open-drain clock output. External 1 k Ω to 5 k Ω pullup resistor is required as per SMBus interface standard. This pin is 3.3 V tolerant.		
TX0N	19	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.		
TX0P	20	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.		
TX1N	16	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.		
TX1P	17	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.		
TX2N	12	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.		
TX2P	13	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.		
TX3N	9	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.		
TX3P	10	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.		
VDD	31, 34, 35, 38	Р	Power supply pins. VDD = $3.3 \text{ V} \pm 10\%$. The VDD pins on this device should be connected through a low-resistance path to the board VDD plane. Typical supply decoupling consists of a $0.1 \mu F$ capacitor per VDD pin and one $1.0 \mu F$ bulk capacitor per device.		
VOD	23	I, 4-level	Sets TX VOD setting at power up. L0: –6 dB L1: –3.5 dB L2: 0 dB (recommended) L3: –1.5 dB		







表 5-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	1165,	DESCRIPTION		
VREG	11, 18	Р	Internal voltage regulator output. Must add decoupling caps of 0.1 μ F near each pin. The regulator is only for internal use. Do not use to power any external components. Do not route the signal beyond the decoupling capacitors on board.		

(1) I = input, O = ouptut, P = power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VDD _{ABSMAX}	Supply Voltage (VDD)	-0.5	4.0	V
VIO _{CMOS,ABSMAX}	3.3 V LVCMOS and Open Drain I/O voltage	-0.5	4.0	V
VIO _{4LVL,ABSMAX}	4-level Input I/O voltage	-0.5	2.75	V
VIO _{HS-RX,ABSMAX}	High-speed I/O voltage (RXnP, RXnN)	-0.5	3.2	V
VIO _{HS-TX,ABSMAX}	High-speed I/O voltage (TXnP, TXnN)	-0.5	2.75	V
T _{J,ABSMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD	Supply voltage, VDD to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
		Supply noise, DC to <50 Hz, sinusoidal ¹			250	mVpp
N _{VDD}	Supply noise tolerance	Supply noise, 50 Hz to 10 MHz, sinusoidal ¹			20	mVpp
		Supply noise, >10 MHz, sinusoidal ¹			10	mVpp
T _{RampVDD}	VDD supply ramp time	From 0 V to 3.0 V	0.150		100	ms
T _A	Operating ambient temperature		0		70	С
PW _{LVCMOS}	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PWDN1/2	200			μs
VDD _{SMBUS}	SMBus SDA and SCL Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F _{SMBus}	SMBus clock (SCL) frequency in SMBus target mode		10		400	kHz
VID _{LAUNCH}	Source differential launch amplitude		800		1200	mVpp
DR	Data rate	SN75LVPE3410	1		8	Gbps

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	SN75LVPE34 10	UNIT
		RNQ, 40 Pins	
R _{θJA-High} к	Junction-to-ambient thermal resistance	31.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	21.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
I _{ACTIVE}	Device current consumption when all four channels are active	All four channels enabled with VOD = L2, PWDN1, 2 = L		150	200	mA
I _{ACTIVE-HALF}	Device current consumption when two channels are active	Two channels enabled with VOD = L2, PWDN1 or PWDN2 = L		85	112	mA
І _{ЅТВҮ}	Device current consumption in standby power mode	All four channels disabled, PWDN1, 2 = H		22	33	mA
V _{REG}	Internal regulator output			2.5		V
Control IO					<u> </u>	
V _{IH}	High level input voltage	SDA, SCL, PWDN1, PWDN2 pins	2.1			V
V _{IL}	Low level input voltage	SDA, SCL, PWDN1, PWDN2 pins			1.08	V
V _{OH}	High level output voltage	$R_{pull-up}$ = 100 kΩ (SDA, SCL pins)	2			V
V _{OL}	Low level output voltage	I _{OL} = –4 mA (SDA, SCL pins)			0.4	V
I _{IH}	Input high leakage current	V _{Input} = VDD, (SCL, SDA, PWDN1, PWDN2 pins)			10	μΑ
I _{IL}	Input low leakage current	V _{Input} = 0 V, (SCL, SDA, PWDN1, PWDN2 pins)	-10			μA
C _{IN-CTRL}	Input capacitance			1.5		pF
4 Level IOs (EQ0_ADDR0, EQ1_ADDR1, EN_SMB, F	RX_DET, VOD, GAIN pins)			1	
I _{IH_4L}	Input high leakage current, 4 level IOs	VIN = 2.5 V			10	μA
I _{IL_4L}	Input low leakage current, 4 level IOs	VIN = GND	-150			μA
Receiver					•	
Z _{RX-DC}	Rx DC Single-Ended Impedance			50		Ω
Z _{RX-DIFF-DC}	Rx DC Differential Impedance		,	100		Ω
Transmitter					'	
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	Impedance of Tx during active signaling, VID, diff = 1Vpp			120	Ω
V _{TX-DC-CM}	Tx DC common mode Voltage			0.75		V
I _{TX-SHORT}	Tx Short Circuit Current	Total current the Tx can supply when shorted to GND			90	mA

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



6.6 High Speed Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver						
		50 MHz to 1.25 GHz		-22		dB
RL _{RX-DIFF}	Input differential return loss with minimal channel in TI evaluation board	1.25 GHz to 2.5 GHz	-	-19		dB
	Tillillilla Chaille III II evaluation board	2.5 GHz to 4.0 GHz		-17		dB
DI	Input common-mode return loss with	50 MHz to 2.5 GHz		-18		dB
RL _{RX-CM}	minimal channel in TI evaluation board	2.5 GHz to 4.0 GHz		-13		dB
XT _{RX}	Receive-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent receiver pairs from 10 MHz to 4 GHz.		-50		dB
GAIN	CTLE block DC gain	Ratio at GAIN = L3 and GAIN = L2, with low frequency CK		3.0		dB
Transmitter						
VOD _{L0-L2}	Ratio of VOD gain L0 to L2	GAIN = L2, with low frequency CK		-6		dB
VOD _{L1-L2}	Ratio of VOD gain L1 to L2	GAIN = L2, with low frequency CK		-3.5		dB
VOD _{L3-L2}	Ration of VOD gain L3 to L2	GAIN = L2, with low frequency CK		-1.5		dB
	Output differential return loss with minimal channel in TI evaluation board	50 MHz to 1.25 GHz		-22		dB
RL _{TX-DIFF}		1.25 GHz to 2.5 GHz		-20		dB
		2.5 GHz to 4.0 GHz		-18		dB
	Output Common-mode return loss with minimal channel in TI evaluation board	50 MHz to 2.5 GHz		-13		dB
RL _{TX-CM}		2.5 GHz to 4.0 GHz		-15		dB
XT _{TX}	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent transmitter pairs from 10 MHz to 4 GHz.		-50		dB
Device Datap	oath					
T _{PLHD/PHLD}	Input-to-output latency (propagation delay) through a channel	Measured by observing propagation delay during either Low-to-High or High-to-Low transition		70	90	ps
L _{TX-SKEW}	Lane-to-Lane Output Skew	Measured between any two lanes within a single transmitter			20	ps
EQGAIN _{4G}	High-frequencyuency EQ boost at 4 GHz	Measured with maximum CTLE setting and maximum BW setting (EQ1 = L3, EQ0 = L3). Boost is defined as the gain at 4 GHz relative to 100 MHz.		12		dB
DCGAIN _{VAR,}	Maximum AC/DC gain variation	VOD=L2, GAIN=L2, min EQ setting	-2.5		2.5	dB
LINEARITY	The output AC/DC linearity	VOD = L2.		800		mVpp

6.7 SMBUS/I²C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Target Mod	le					
T _{SDA-HD}	Data hold time		0			ns
T _{SDA-SU}	Data setup time		100			ns
T _{SDA-R}	SDA rise time, read operation	Pull-up resistor = 1 k Ω , Cb = 50 pF		120		ns
T _{SDA-F}	SDA fall time, read operation	Pull-up resistor = 1 k Ω , Cb = 50 pF		10		ns

Product Folder Links: SN75LVPE3410

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.8 Typical Characteristics




図 6-1. Typical EQ Boost vs Frequency for 8 (Out of Available 16) EQ Indices




図 6-2. EQ Boost vs Frequency with EQ Index 15 (Maximum Setting) for Different Supply Voltage and Temperature Settings




図 6-3. Typical Input (RX) Differential Return Loss vs Frequency in TI Evaluation Board with ≅2 dB input and ≅2 dB Output Loss




図 6-4. Typical Input (RX) Common Mode Return Loss vs Frequency in TI Evaluation Board with ≅2 dB Input and ≅2 dB Output Loss




図 6-5. Typical Output (TX) Differential Return Loss vs Frequency in TI Evaluation Board with ≅2 dB Input and ≅2 dB Output Loss




図 6-6. Typical Output (TX) Common Mode Return Loss vs Frequency in TI Evaluation Board with ≅2 dB Input and ≅2 dB Output Loss

7 Detailed Description

7.1 Overview


The SN75LVPE3410 is a four-channel multi-rate linear repeater with integrated signal conditioning. The four channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE) and a linear output driver, which together compensate for a lossy transmission channel between the source transmitter and the final receiver. The linearity of the data path is specifically designed to preserve any transmit equalization while keeping receiver equalization effective.

The SN75LVPE3410 can be configured two different ways:

Pin Mode – device control configuration is done solely by strap pins. Pin mode is expected to be good enough for many system implementation needs.

 $SMBus/I^2C$ Target Mode - provides most flexibility. Requires a $SMBus/I^2C$ controller device to configure SN75LVPE3410 through writing to its target address.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Linear Equalization

The SN75LVPE3410 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion loss effects of the passive channel. $\frac{1}{8}$ 7-1 shows available equalization boost through EQ0_ADDR0 and EQ1_ADDR1 control pins, when in Pin Control mode (EN_SMB = L0).

表 7-1. Equalization Control Settings

	EQUALIZATION SETTING	<u>-</u> u	TYPICAL EQ BOOST
INDEX	EQ1_ADDR1	EQ0_ADDR0	at 4 GHz
0	L0	LO	-0.3
1	L0	L1	0.4
2	L0	L2	3.3
3	LO	L3	3.8
4	L1	L0	4.9
5	L1	L1	5.2
6	L1	L2	5.4
7	L1	L3	6.5
8	L2	L0	6.7
9	L2	L1	7.7
10	L2	L2	8.7
11	L2	L3	9.1
12	L3	L0	9.4
13	L3	L1	10.3
14	L3	L2	10.6
15	L3	L3	11.8

The equalization of the device can also be set by writing to SMBus/I²C registers in target mode.

7.3.2 DC Gain

The VOD or GAIN pins can be used to set the overall data-path DC (low frequency) gain of the SN75LVPE3410. For more information, see the *Pin Configuration and Functions* section.

表 7-2 provides how DC gain of the overall data-paths can be set using GAIN and VOD pins, when in Pin Control mode (EN_SMB = L0).

表 7-2. DC Gain Settings

Desired DC Gain (dB)	GAIN	VOD
+3.5	L3	L2
0	L2	L2
-1.5	L2	L3
-3.5	L2	L1
-6	L2	L0

It is advised that the DC gain and equalization of the SN75LVPE3410 are set so that the signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively. For most PCIe systems the default DC gain setting 0 dB (GAIN and VOD pins floating) would be sufficient. A DC attenuation, however, can be utilized to apply extra equalization when needed, keeping the data-path linear.



7.3.3 Receiver Detect State Machine

The SN75LVPE3410 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At power up, after a manually triggered event through PWDN1 and PWDN2 pins (in pin mode), or writing to the relevant I²C / SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX_DET pin of SN75LVPE3410 provides additional flexibility for system designers to appropriately set the device in the desired mode as provided in 表 7-3.

If all four channels of SN75LVPE3410 are used for same PCI express link, the PRWDN1 and PWDN2 pin can be shorted and driven together in a system (for example, by PCIE connector PRSNTx# or fundamental reset PERST# signal).

表 7-3.	Receiver	Detect	State	Machine	Settings
--------	----------	--------	-------	---------	----------

PWDN1 and PWDN2	RXDET	COMMENTS
L	LO	PCI Express RX detection state machine is enabled. RX detection is asserted after 2x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω .
L	L1	PCI Express RX detection state machine is enabled. RX detection is asserted after 3x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω .
L	L2 (Float)	PCI Express RX detection state machine is enabled. RX detection is asserted after 1x valid detection. Pre Detect: Hi-Z, Post Detect: 50 Ω .
L	L3	PCI Express RX detection state machine is disabled. Recommended for non PCI Express interface use case where the SN75LVPE3410 is used as buffer with equalization. Always 50 Ω .
Н	Х	Manual reset, input is high impedance.

7.4 Device Functional Modes

7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX_DET = L0/L1/L2. In this mode PWDN1/PWDN2 pins are driven low in a system (for example, by PCIE connector PRSNTx# or fundamental reset PERST# signal). In this mode, the SN75LVPE3410 redrivers and equalizes PCIe RX or TX signals to provide better signal integrity.

7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by RX_DET = L3. This mode is recommended for non-PCIe use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

7.4.3 Standby Mode

The device is in standby mode invoked by PWDN1/PWDN2 = H. In this mode, the device is in standby mode conserving power.

7.5 Programming

7.5.1 Control and Configuration Interface

7.5.1.1 Pin Mode

The SN75LVPE3410 can be fully configured through GPIO/Pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings. For contol pin definitions, see *Pin Configuration and Functions*.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.5.1.1.1 Four-Level Control Inputs

The SN75LVPE3410 has six (GAIN, VOD, EQ1_ADDR1, EQ0_ADDR0, EN_SMB, and RX_DET) 4-level inputs pins that are used to control the device. These 4-level inputs use a resistor divider to help set the four levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better.

表 7-4. 4-Level Control Pin Settings

LEVEL	SETTING
LO	1 kΩ to GND
L1	13 kΩ to GND
L2	F (Float)
L3	59 kΩ to GND

7.5.1.2 SMBUS/I²C Register Control Interface

If EN_SMB = L3 (SMBus / I^2C control mode), the SN75LVPE3410 is configured through a standard I^2C or SMBus interface that may operate up to 400 kHz. The target address of the SN75LVPE3410 is determined by the pin strap settings on the EQ1_ADDR1 and EQ0_ADDR0 pins. The device can be configured for best signal integrity and power settings in the system using the I^2C or SMBus interface. The sixteen possible target addresses (8-bit) for the SN75LVPE3410 are provided in $\frac{1}{2}$ 7-5.

表 7-5. SMBUS/I²C Target Address Settings

EQ1_ADDR1 PIN LEVEL	7-BIT ADDRESS (HEX)		
LO	EQ0_ADDR0 PIN LEVEL	8-BIT WRITE ADDRESS (HEX) 0x30	0x18
LO	L1	0x32	0x19
LO	L2	0x34	0x1A
LO	L3	0x36	0x1B
L1	L0	0x38	0x1C
L1	L1	0x3A	0x1D
L1	L2	0x3C	0x1E
L1	L3	0x3E	0x1F
L2	L0	0x40	0x20
L2	L1	0x42	0x21
L2	L2	0x44	0x22
L2	L3	0x46	0x23
L3	L0	0x48	0x24
L3	L1	0x4A	0x25
L3	L2	0x4C	0x26
L3	L3	0x4E	0x27



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The SN75LVPE3410 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

8.2 Typical Applications

The SN75LVPE3410 is a PCI Express linear redriver that can also be configured as interface agnostic redriver by disabling its RX detect feature. The device can be used in wide range of interfaces including PCI Express, SAS and SATA.




図 8-1. PCI Express x2, x4, x8, and x16 Use Cases Using SN75LVPE3410

The SN75LVPE3410 is a protocol agnostic 4-channel linear redriver with PCI Express receiver-detect capability. Its protocol agnostic nature allows it to be used in PCI Express x2, x4, x8, and x16 applications. 🗵 8-1 shows how a number of SN75LVPE3410 devices can be used to obtain signal conditioning for PCI Express buses of varying widths. Note all four channels of the SN75LVPE3410 flow in same direction. Therefore, if the device is used for x2 configuration, careful layout consideration is needed. In x2 configuration, the two-channel grouping can be used for PCIe receiver detect. PWDN1 pin puts channels 1 and 2, and PWDN2 pin puts channels 3 and 4 into standby.

8.2.1 PCle x4 Lane Configuration

The SN75LVPE3410 can be used in server or motherboard applications to boost transmit and receive signals to increase the reach of the host or root complex processor to PCI Express slots or connectors. The following design recommendations can be used in any lane configuration.

8-2 shows a simplified schematic for x4 configuration.




図 8-2. Simplified Schematic for PCle x4 Lane Configuration



8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use 85 Ω impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-ended segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- · Back-drill connector vias and signal vias to minimize stub length.
- · Use reference plane vias to ensure a low inductance path for the return current.

8.2.1.2 Detailed Design Procedure

In PCIe Gen 3.0 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – pre-shoot and de-emphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint.

Note that there is no link training in PCle Gen 1.0 (2.5 Gbps) or PCle Gen 2.0 (5.0 Gbps) applications. The SN75LVPE3410 is placed in between the Tx and Rx. It helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily.

For operation in Gen 3.0 links, the SN75LVPE3410 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCle Gen 3.0 link to train and optimize the equalization settings. The suggested setting for the SN75LVPE3410 are VOD = 0 dB and DC GAIN = 0 dB. Adjustments to the EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The available EQ gain settings are provided in $\frac{1}{5}$ 7-1.

The Tx equalization presets or CTLE and DFE coefficients in the Rx can also be adjusted to further improve the eye opening.

Product Folder Links: SN75LVPE3410

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

☑ 8-3 shows an example for SN75LVPE3410 Typical Connection Schematic.




図 8-3. SN75LVPE3410 Typical Connection Schematic

8.2.1.3 Application Curves

The SN75LVPE3410 is a linear redriver that can be used to extend channel reach of a PCIe link. Normally, PCIe-compliant TX and RX are equipped with signal-conditioning functions and can handle channel losses of up to 22 dB at 4 GHz. With the SN75LVPE3410, the total channel loss between a PCIe root complex and an end point can be up to 32 dB at 4 GHz.






図 8-4. Test Setup to Demonstrate PCle 3.0 Link Reach Extension Using SN75LVPE3410 - (a) Baseline Setup, (b) With Redriver

図 8-4 shows a test setup to demonstrate reach extension capability of SN75LVPE3410 as PCle 3.0 redriver. 表 8-1 provides the test results. As can be seen SN75LVPE3410 provide reach extension such a way that a PCle 3.0 link with 34 dB total loss passes sigtest compliance requirements. 図 8-5 shows eye diagram from PCle 3.0 sigtest tool.

表 8-1. PCle 3.0 Link Reach Extension Using SN75LVPE3410

Setup	Total Link Loss	Minimum Eye Width	Composite Eye Height	PCIe 3.0 Sigtest Result		
Baseline setup - no redriver	22 dB	62 ps	88 mV	Pass		
Link with redriver	34 dB	37 ps	141 mV	Pass		




図 8-5. PCle 3.0 Sigtest Eye Diagram with 34 dB Total Loss Using SN75LVPE3410

8.3 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the operating conditions outlined in the *Recommended Operating Conditions* for DC voltage, AC noise, and start-up ramp time.
- 2. The SN75LVPE3410 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1 μF capacitor per VDD pin, one 1.0 μF bulk capacitor per device, and one 10 μF bulk capacitor per power bus that delivers power to one or more SN75LVPE3410 devices. The local decoupling (0.1 μF) capacitors must be connected as close to the VDD pins as possible and with minimal path to the SN75LVPE3410 ground pad.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.4 Layout


8.4.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VDD pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
- 2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
- 4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.



8.4.2 Layout Example



*W is a trace width. S is a gap between adjacent traces.

図 8-6. SN75LVPE3410 Layout Example - Sub-Section of a PCIe Riser Card With CEM Connectors

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, DS160PR410 Programming Guide user's guide

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

PCle[™] is a trademark of PCI-SIG.

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



www.ti.com 25-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LVPE3410RNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	PX410	Samples
SN75LVPE3410RNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	PX410	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 25-Jul-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVPE3410RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
SN75LVPE3410RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVPE3410RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
SN75LVPE3410RNQT	WQFN	RNQ	40	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated