









SN74LVC2G100-Q1 JAJSRJ5 - OCTOBER 2023

SN74LVC2G100-Q1 フリップ・フロップ採用、 車載対応デュアル・コンフィギュラブル・マルチファンクション・ゲ·

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - デバイス温度グレード 1:-40℃~+125℃
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B
- ウェッタブル・フランク QFN (WBQB) パッケージで供
- 1.65V~3.6V の動作範囲
- 5.5V 許容入力ピン
- 標準ピン配置をサポート
- JESD 17 準拠で 250mA 超のラッチアップ性能

2 アプリケーション

- パワー・グッド信号の結合
- デジタル信号のイネーブル


3 概要

SN74LVC2G100-Q1 は、デュアルかつシーケンシャルな コンフィギュラブル・マルチファンクション・デバイスであり、 シュミット・トリガ入力を採用しています。出力の状態は 4 ビット入力の 16 のパターンによって決定され、D フリップ・ フロップへの入力として機能します。D フリップ・フロップは CLK の立ち上がりエッジで Q 出力に転送されます。ユー ザーはロジック機能として、MUX、AND、OR、NAND、 NOR、インバータ、ノンインバータを選択できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ (2)	本体サイズ (公称)(3)		
SN74LVC2G100-Q1	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm		
	PW (TSSOP, 16)(4)	5mm × 6.4mm	5mm × 4.4mm		

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ (2) ンも含まれます。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。 (3)
- (4) プレビュー版パッケージのみ



機能ダイアグラム



Table of Contents


1	8.3 Feature Description	12
	8.5 Combinatorial Logic Configurations	15
	9 Application and Implementation	16
	9.3 Power Supply Recommendations	18
	9.4 Layout	18
	10 Device and Documentation Support	19
	10.1 Documentation Support	19
	10.2ドキュメントの更新通知を受け取る方法	19
	10.3 サポート・リソース	19
8	10.5 静電気放電に関する注意事項	19
8	10.6 用語集	19
11		
12		19
12	12 Tape and Reel Information	<mark>2</mark> 0
12		
	11 12 12	8.4 Device Functional Modes

4 Revision History

DATE	REVISION	NOTES
October 2023	*	Initial Release



5 Pin Configuration and Functions






図 5-2. PW Package, 16-Pin TSSOP (Preview) (Top View)

図 5-1. BQB Package, 16-Pin WQFN (Top View)

表 5-1. Pin Functions

P	IN	- (1)						
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION					
CLR1	1	I	Clear for Channel 1, active low					
DA1	2	I	Channel 1, Input A					
DB1	3	I	Channel 1, Input B					
DC1	4	I	Channel 1, Input C					
DD1	5	I	Channel 1, Input D					
Q1	6	0	Channel 1, Output Q					
CLK1	7	I	Clock for Channel 1, rising edge triggered					
GND	8	G	Ground					
CLK2	9	I	Clock for Channel 2, rising edge triggered					
Q2	10	0	Channel 2, Output Q					
DD2	11	I	Channel 2, Input D					
DC2	12	I	Channel 2, Input C					
DB2	13	I	Channel 2, Input B					
DA2	14	I	Channel 2, Input A					
CLR2	15	I	Clear for Channel 2, active low					
V _{CC}	16	Р	Positive Supply					
Thermal Pad ⁽²⁾)	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.					

- (1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.
- (2) BQB package only



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0 V		-50	mA
I _{OK}	Output clamp current	$V_O < 0 \text{ V or } V_O > V_{CC}$		-50	mA
Io	Continuous output current	·		±50	mA
Io	Continuous output current through	gh V _{CC} or GND		±100	mA
TJ	Junction temperature	Junction temperature			
T _{stg}	Storage temperature	-65	150	°C	
P _{tot}	Power dissipation ^{(3) (4)}			500	mW

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) For the D package: above 70°C, the value of P_{tot} derates linearly with 8mW/°C.
- (4) For the DB, NS, and PW packages: above 60°C, the value of P_{tot} derates linearly with 5.5mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V(ECD)	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT		
V	Cupply voltage	Operating	1.65	1.65 3.6			
V _{CC}	Supply voltage	Functional	1.2		V		
VI	Input voltage			5.5	V		
Vo	Output voltage	(High or low state)		V _{CC}	V		
		V _{CC} = 1.8 V		-4			
	Lligh lavel output ourrent	V _{CC} = 2.3 V		-8	mA		
Іон	High-level output current	V _{CC} = 2.7 V		-12			
		V _{CC} = 3 V		-24			
		V _{CC} = 1.8 V		4			
	Low lovel output ourrent	V _{CC} = 2.3 V		8	A		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA		
		V _{CC} = 3 V		24			
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature	-40	125	°C			

資料に関するフィードバック(ご意見やお問い合わせ) を送信



6.4 Thermal Information

		SN74L\	SN74LVC2G100				
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	BQB (WQFN)	UNIT			
		16 PINS	16 PINS				
R _{0JA}	Junction-to-ambient thermal resistance	141.8	98.8	°C/W			
R _{0JC(top)}	Junction-to-case (top) thermal resistance	74.0	94.3	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	87.1	67.6	°C/W			
Ψ_{JT}	Junction-to-top characterization parameter	22.3	15.4	°C/W			
Y_{JB}	Junction-to-board characterization parameter	86.6	67.6	°C/W			
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	46.2	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C		-40°C to 85°C	-40°C to 125°C	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	MIN TYP MAX	MIN TYP MAX	I
V _{T+}	Positive-going input threshold voltage	1.65 V	0.4	1.3		0.4 1.3	V
V _{T+}	Positive-going input threshold voltage	1.95 V	0.6	1.5		0.6 1.5	V
V _{T+}	Positive-going input threshold voltage	2.3 V	0.8	1.7		0.8 1.7	V
V _{T+}	Positive-going input threshold voltage	2.5 V	0.8	1.7		0.8 1.7	V
V _{T+}	Positive-going input threshold voltage	2.7 V	0.8	2		0.8 2	V
V _{T+}	Positive-going input threshold voltage	3 V	0.9	2		0.9 2	V
V _{T+}	Positive-going input threshold voltage	3.6 V	1.1	2		1.1 2	V
V _{T-}	Negative-going input threshold voltage	1.65 V	0.2	0.9		0.2 0.9	V
V _{T-}	Negative-going input threshold voltage	1.95 V	0.3	1		0.3 1	V
V _{T-}	Negative-going input threshold voltage	2.3 V	0.4	1.2		0.4 1.2	V
V _{T-}	Negative-going input threshold voltage	2.5 V	0.4	1.2		0.4 1.2	V
V _{T-}	Negative-going input threshold voltage	2.7 V	0.4	1.4		0.4 1.4	V
V _{T-}	Negative-going input threshold voltage	3 V	0.6	1.5		0.6 1.5	V
V _T .	Negative-going input threshold voltage	3.6 V	0.8	1.7		0.8 1.7	V



6.5 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	T ₄	\ = 25°C	;	-40°	C to 85	°C	-40°C	C to 125°C		UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP N	IAX	UNII
ΔV _T	Hysteresis (V _{T+} - V _{T-})	1.65 V	0.1		1.2				0.1		1.2	٧
ΔV _T	Hysteresis (V _{T+} - V _{T-})	1.95 V	0.2		1.3				0.2		1.3	V
7A ^L	Hysteresis (V _{T+} - V _{T-})	2.3 V	0.3		1.3				0.3		1.3	V
ΔV _T	Hysteresis (V _{T+} - V _{T-})	2.5 V	0.3		1.3				0.3		1.3	V
ΔV _T	Hysteresis (V _{T+} - V _{T-})	2.7 V	0.3		1.1				0.3		1.1	V
ΔV _T	Hysteresis (V _{T+} - V _{T-})	3 V	0.3		1.2				0.3		1.2	V
ΔV _T	Hysteresis (V _{T+} - V _{T-})	3.6 V	0.3		1.2				0.3		1.2	V
	I _{OH} = –100 μA	1.2 V to 3.6 V	V _{CC} - 0.2			V _{CC} - 0.2			V _{CC} - 0.2			
	I _{OH} = –4 mA	1.65 V	1.29			1.2			1.2			
V _{OH}	I _{OH} = –8 mA	2.3 V	1.9			1.7			1.75			V
	1 - 12 m A	2.7 V	2.2			2.2			2.2			
	I _{OH} = –12 mA	3 V	2.4			2.4			2.4			
	I _{OH} = -24 mA	3 V	2.3			2.2			2.2			
	Ι _{ΟΗ} = 100 μΑ	1.65 V to 3.6 V			0.1			0.2			0.2	
	I _{OH} = 4 mA	1.65 V			0.24			0.45			0.45	
/ _{OL}	I _{OH} = 8 mA	2.3 V			0.3			0.7			0.7	V
	I _{OH} = 12 mA	2.7 V						0.4				
	I _{OH} = 24 mA	3 V			0.55			0.55			0.55	
l	V _I = V _{CC} or GND	3.6 V			±1			±5			±5	μΑ
off	V _I or V _O = V _{CC}	0 V			±1			±10			±10	μΑ
СС	V _I = V _{CC} or GND, I _O = 0	3.6 V			1			10			40	μΑ
ΔI _{CC}	One input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND	2.7 V to 3.6 V			500			500		5	000	μA
Cı	V _I = V _{CC} or GND	3.3 V	4.41	4.9	5.39							pF
Co	V _O = V _{CC} or GND	3.3 V		6.3								pF
C _{PD}	f = 10 MHz	1.8 V		12					,			pF
C _{PD}	f = 10 MHz	2.5 V		15								pF
C _{PD}	f = 10 MHz	3.3 V		17								pF
		1.8 V		19								
C_{PD}	f = 10 MHz	2.5 V		22								pF
		3.3 V		24					 ,			
		1.8 V		2								
C_{PD}	Outputs disabled, f	2.5 V		3								рF
	= 10 MHz	3.3 V		4								



6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See #i#Parameter Measurement Information

PARAMETER	FROM	то	LOAD	V	T _A	= 25	°C	-40°	C to 85°C	-40°C	to 12	25°C	UNI
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	V _{CC}	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP	MAX	Т
t _{pd}	CLK	Q	C _L = 30 pF	1.8 V ± 0.15 V					5.9			6.2	ns
t _{pd}	CLK	Q	C _L = 30 pF	2.5 V ± 0.2 V					4.1			4.1	ns
t _{pd}	CLK	Q	C _L = 50 pF	2.7 V					5.5			7.6	ns
t _{pd}	CLK	Q	C _L = 50 pF	3.3 V ± 0.3 V				1	4.8	1	3.5	6.4	ns
t _{pd}	CLR	Q	C _L = 30 pF	1.8 V ± 0.15 V					5.6			6.2	ns
t _{pd}	CLR	Q	C _L = 30 pF	2.5 V ± 0.2 V					4			4.0	ns
t _{pd}	CLR	Q	C _L = 50 pF	2.7 V					7.1			6.0	ns
t _{pd}	CLR	Q	C _L = 50 pF	3.3 V ± 0.3 V					5.9	1	3.4	5.3	ns
t _{sk(o)}				3.3 V ± 0.3 V								1	ns

6.7 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{cc}	T _A = 25°C	-40°C to 85°C	-40°C to 125°C	UNIT
				MIN MAX	MIN MAX	MIN MA	X
			1.8 V ± 0.15 V	120	120	1:	:0
f _{clock}	Clock frequency		2.5 V ± 0.2 V	150	150	1:	0 MHz
			3.3 V ± 0.3 V	150	150	1:	0
			1.8 V ± 0.15 V			4.1	
		PRE or CLR low	2.5 ± 0.2 V			3.3	
•	Pulse duration		3.3 V ± 0.3 V			3.3	ns
t _W		CLK	1.8 V ± 0.15 V		4.2	4.1	IIS
			2.5 ± 0.2 V		3.3	3.3	
			3.3 V ± 0.3 V		3.3	3.3	
		D input pin relative to CLKx pins	1.8 V ± 0.15 V		5.8	3.6	
			2.5 ± 0.2 V		3.2	2.3	
			3.3 V ± 0.3 V		2.3	2.3	
			1.8 V ± 0.15 V		8.8	6.6	
		DAx, DBx and DCx	2.5 ± 0.2 V		6.2	5.3	
•	Setup time before		3.3 V ± 0.3 V		5.3	5.3	ns
t _{SU}	CLK↑		1.8 V ± 0.15 V		6.8	4.6	IIS
		DDx	2.5 ± 0.2 V		4.2	3.3	
			3.3 V ± 0.3 V		3.3	3.3	
			1.8 V ± 0.15 V		5	2.7	
		PRE or CLR Inactive	2.5 ± 0.2 V		2.8	1.9	
			3.3 V ± 0.3 V		1.1	1.1	



6.7 Timing Characteristics (続き)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{cc}	T _A = 25°C	-40°C to 85°C	-40°C to 125°C	UNIT
				MIN MAX	MIN MAX	MIN MAX	
			1.8 V ± 0.15 V		6.2	1	
		D input pin relative to CLKx pins	2.5 ± 0.2 V		4.4	1	
	Hold time, data after CLK ↑		3.3 ± 0.3 V		4.4	1	
		DAx, DBx and DCx	1.8 ± 0.15 V		9.4	1	
t _H			2.5 ± 0.2 V		8.4	1	ns
			3.3 ± 0.3 V		5.4	1	
			1.8 V ± 0.15 V		1.7	0.7	
		DDx	2.5 V ± 0.2 V		1.7	0.7	
			3.3 V ± 0.3 V		1.7	0.7	

6.8 Noise Characteristics

VCC = 3.3 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.9	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.8	-0.3		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	2.2	3.3		V
V _{IH(D)}	High-level dynamic input voltage	2.0			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

6.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)




図 6-1. Supply Current Across Input Voltage 1.8-V and 2.5-V Supply





図 6-2. Supply Current Across Input Voltage 3.3-V and 5.0-V Supply



6.9 Typical Characteristics (continued)


T_A = 25°C (unless otherwise noted)





6.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)






7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

図 7-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

図 7-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

図 7-3. Voltage Waveforms, Input and Output Transition Times




8 Detailed Description

8.1 Overview

The SN74LVC2G100-Q1 is a dual, sequential, configurable multiple function device with Schmitt Trigger inputs. The output state is determined by sixteen patterns of a 4-bit input and serves as the input to a D-Flip Flop, which is transferred to the Q output on the positive going CLK edge. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and non-inverter.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law $(R = V \div I)$.

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see *Understanding Schmitt Triggers*.

8.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74LVC2G100-Q1 can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics - 74* connected to a high-impedance CMOS input while still meeting all of the data sheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

8.3.3 Clamp Diode Structure

☑ 8-1 shows the inputs and outputs to this device have negative clamping diodes only.



注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




図 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in \boxtimes 8-2, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.



8.4 Device Functional Modes

表 8-1. Function Table

	OUTPUT			
Α	В	С	D	Y
L	L	L	L	L
L	L	L	Н	Н
L	L	Н	L	L
L	L	Н	Н	Н
L	Н	L	L	L
L	Н	L	Н	Н
L	Н	Н	L	Н
L	Н	Н	Н	L
Н	L	L	L	Н
Н	L	L	Н	L
Н	L	Н	L	L
Н	L	Н	Н	Н
Н	Н	L	L	Н
Н	Н	L	Н	L
Н	Н	Н	L	Н
Н	Н	Н	Н	L

表 8-2. Function Table

II.	INPUTS ⁽¹⁾ (2)								
CLR	CLK	D	Q						
L	X	Х	L						
Н	<u> </u>	Н	Н						
Н	<u> </u>	L	L						
Н	L	X	Q_0						

- (1) H = high voltage level, L = low voltage level, X = do not care
- (2) This configuration is nonstable; that is, it does not persist when CLR returns to its inactive (high) level.

資料に関するフィードバック (ご意見やお問い合わせ) を送信



8.5 Combinatorial Logic Configurations




図 8-3. Logic Configurations

2 - Input XOR Gate

2 - Input XNOR Gate



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC2G100-Q1 device offers flexible configuration for many design applications. This example describes basic power sequencing using the AND gate configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.

9.2 Typical Application




図 9-1. Typical Application Schematic

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC2G100-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC2G100-Q1 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LVC2G100-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LVC2G100-Q1 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the *CMOS Power Consumption* and *Cpd Calculation* application note.



Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

注意

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{t-(min)}$ to be considered a logic LOW, and $V_{t+(max)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC2G100-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74LVC2G100-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_{T(min)}$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC2G100-Q1 to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_O(max)) \Omega$, so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in mega ohms; much larger than the minimum calculated previously.



4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*

9.2.3 Application Curves




図 9-2. Typical Application Timing Diagram

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in \mathbb{Z} 9-3.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

9.4.2 Layout Example




図 9-3. Example Layout for the SN74LVC2G100-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

19




12 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO W BO W

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCLVC2G100WBQBRQ1	WQFN	BQB	16	3000	180	12.4	2.8	3.8	1.2	4	9.10	Q1

うり 資料に関するフィードバック(ご意見やお問い合わせ) を送信





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCLVC2G100WBQBRQ1	WQFN	BQB	16	3000	210	185	35



13 Mechanical Data

PACKAGE OUTLINE

BQB0016B

WQFN - 0.8 mm max height

INDSTNAME Α 2.6 2.4 В PIN 1 INDEX AREA 3.6 3.4 **SECTION A-A TYPICAL** С 0.8 MAX SEATING PLANE 0.08 C 0.05 0.00 2X 0.5 – (0.2) TYP 10X 0.5 (0.16)SYMM SYMM 2X 2.5 0.1M C A B 0.05(M) C PIN 1 ID (OPTIONAL) SYMM Œ 4226135/A 08/2020

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




資料に関するフィードバック(ご意見やお問い合わせ)を送信



EXAMPLE BOARD LAYOUT

BQB0016B

WQFN - 0.8 mm max height



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

BQB0016B

WQFN - 0.8 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 12-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC2G100WBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC2G1Q	Samples
PCLVC2G100WBQBRQ1	ACTIVE	WQFN	BQB	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 12-Apr-2024

OTHER QUALIFIED VERSIONS OF SN74LVC2G100-Q1:

• Catalog : SN74LVC2G100

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated