



DS90UB913A-Q1JAJSG55G – MAY 2013 – REVISED NOVEMBER 2020

DS90UB913A-Q1 25MHz~100MHz、10 ビットおよび 12 ビットの FPD-Link III シリアライザ

1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み
 - デバイス温度グレード 2:-40℃~+105℃の動作時 周囲温度範囲
- 25MHz~100MHz の入力ピクセル・クロックをサポート
- データ・ペイロードをプログラム可能:
 - 100MHz までの 10 ビット・ペイロード
 - 75MHz までの 12 ビット・ペイロード
- 継続的な低レイテンシの双方向制御インターフェイス・ チャネル、400kHz の I2C をサポート
- 組み込みクロックと DC バランスされたコーディングにより AC カップリング相互接続に対応
- 最大 15m の同軸ケーブル、または最大 20m のシールド・ツイストペア・ケーブルを駆動可能
- 堅牢な同軸ケーブル給電 (PoC) 動作
- 4 つの専用汎用入出力
- シリアライザへの 1.8V、2.8V、3.3V 互換のパラレル入力
- 1.8V の単一電源
- ISO 10605 および IEC 61000-4-2 ESD に準拠
- シリアライザの小さな占有面積 (5mm x 5mm)

2 アプリケーション

- 車載用
 - サラウンド・ビュー・システム (SVS)
 - フロント・カメラ (FC)
 - リアビュー・カメラ (RVC)
 - センサ・フュージョン
 - ドライバー・モニター・カメラ (DMS)
 - リモート衛星レーダー、ToF、LIDAR センサ
- セキュリティと監視
- マシン・ビジョン・アプリケーション

3 概要


DS90UB913A-Q1 デバイスは、高速順方向チャネルおよび双方向制御用チャネルを備えた FPD-Link III インターフェイスを搭載しており、1 本の同軸ケーブルまたは差動ペアを経由して、データを転送します。DS90UB913A-Q1デバイスには、高速の順方向チャネルと双方向制御チャネル・データ・パスの両方に、差動信号処理回路が組み込まれています。シリアライザ / デシリアライザのペアは、電子制御ユニット (ECU) 内のイメージャとビデオ・プロセッサ間の接続を目的としています。このデバイスは、ピクセル深度最大 12 ビットのビデオ・データと、双方向の制御チャネル・バスで 2 つの同期信号を駆動する場合に理想的です。

テキサス・インスツルメンツの組み込みクロック・テクノロジにより、単一の差動ペア上で透過的な全二重通信が行え、非対称の双方向制御チャネル情報を伝送できます。この単一のシリアル・ストリームにより、パラレル・データ・パスとクロック・パスの間でスキューの問題が排除されるため、PCB上の配線およびケーブルで広いデータ・バスを簡単に転送できます。これによって、データ・パスを狭くでき、PCBレイヤ、ケーブル幅、コネクタのサイズとピン数のすべてを削減できるため、大幅にシステムコストを低減できます。内部のDCバランスされたエンコード/デコードを使用して、ACカップリング相互接続に対応できます。

魁品情報

	₹CK HH IH TK		
部品番号(1)	パッケージ	本体サイズ (公称)	
DS90UB913A-Q1	WQFN (32)	5.00mm x 5.00mm	

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated

簡略回路図



Table of Contents

1 特長 2 アプリケーション			16
4 ノフックーション	1	6.11 Typical Characteristics	17
3 概要		7 Detailed Description	18
4 Revision History		7.1 Overview	18
5 Pin Configuration and Functions		7.2 Functional Block Diagram	18
Pin Functions: DS90UB913A-Q1 Serializer		7.3 Feature Description	
6 Specifications		7.4 Device Functional Modes	
6.1 Absolute Maximum Ratings		7.5 Programming	27
6.2 ESD Ratings		7.6 Register Maps	
6.3 Recommended Operating Conditions		8 Layout	40
6.4 Thermal Information		8.1 Layout Guidelines	
6.5 Electrical Characteristics ⁽¹⁾ (2) (3)	9	8.2 Layout Example	
6.6 Recommended Serializer Timing For PCLK(5) (6).		9 Device and Documentation Support	
6.7 AC Timing Specifications (SCL, SDA) - I2C-		9.1 Documentation Support	49
Compatible	13	9.2 Receiving Notification of Documentation Update	
6.8 Bidirectional Control Bus DC Timing		9.3 Support Resources	
Specifications (SCL, SDA) - I2C-Compatible ⁽⁴⁾	13	9.4 Trademarks	49
6.9 Timing Diagrams			
4 Revision History			

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

31 38 38 38 38
38383838
38 Page
Page
Page
5
31
31
38
straint
38
Page
5
8
8
9
12
23
23
23 23
23
23 29
23 29 29
23 29 29
23 29 29



www.ti.com/ja-jp

	Clarified description on PDB pin usage during power up	38
	Added paragraph to explain setting registers if GPO2 state is not determined when PDB goes high	
	Added GPO2 to suggested power-up sequencing diagram	
	Added timing constraint for PDB to GPO2 delay	
	Revised coax connection diagram to include pulldown resistor for GPO2	
	Revised STP connection diagram to include pulldown resistor for GPO2	
	Trovided 611 definition and grain to infolded pulled in 100 of 61 of	
C	hanges from Revision C (April 2016) to Revision D (August 2016)	Page
•	Added back channel line rate = 5.5 MHz as test condition; also added footnote for clarification between	MHz
	and Mbps distinction	9
•	Removed 'ns' unit from specifications referencing period in units of T	12
•	Updated test condition specs for jitter bandwidth regarding t _{JIT0} , t _{JIT1} , and t _{JIT2}	
•	Added input external oscillator frequency range for pin/freq.	
•	Added parameter for typical external oscillator frequency stability	12
•	Added test conditions to t _{JIND} , t _{JINR} , and t _{JINT}	
•	Added DOUT± as measured output pins for jitter parameters	16
•	Added note (6) for "Serializer output peak-to-peak total jitter includes deterministic jitter, random jitter, a	
	jitter transfer from serializer input".	
•	Added jitter tolerance curve for typical system IJT configuration with DS90UB913A linked to	
	DS90UB914A	17
•	Added device functional mode table for external oscillator operation with example XCLKIN = 48MHz	<mark>22</mark>
	hanges from Revision B (December 2014) to Revision C (March 2016)	Page
_		
•	ドキュメントを、DS90UB913A-Q1 と DS90UB914A-Q1 の 2 つに分割。	
•	車載機能を変更	1
•	Updated pin description for DIN to include active/inactive outputs corresponding to MODE setting	
•	Added pin description to GPO pins to leave open if unused.	
•	Changed Air Discharge ESD Rating (IEC61000-4-2: RD = 330 Ω , CS = 150 pF) to minimum ±25000 V.	
•	Added RTV text to Thermal Information table	
•	Added GPO[3:0] typical pin capacitances.	
•	Changed Differential Output Voltage minimum specification.	
•	Changed Single-Ended Output Voltage minimum specification.	
•	Added Back Channel Differential Input Voltage minimum specification	
•	Added Back Channel Single-Ended Input Voltage minimum specification	
•	Updated IDDT for V _{DD_n} =1.89V, V _{DDIO} =3.6V, RL=100Ω, Random Pattern with f=100 MHz, 10-bit mode	
	typical value of 65 mA; value is currently 54 mA	9
•	Updated IDDT for V _{DD_n} =1.89V, V _{DDIO} =3.6V, RL=100Ω, Random Pattern with f=75 MHz, 12-bit high fre	
	mode to typical value of 64 mA; value is currently 54 mA	9
•	Updated IDDT for V _{DD_n} =1.89V, V _{DDIO} =3.6V, RL=100Ω, Random Pattern with f=50 MHz, 12-bit low free	mode
	to typical value of 63 mA; value is currently 54 mA.	
•	Updated frequency ranges for MODE settings and also revised with correct maximum clock periods. Ac	aaea 40
	footnote and nominal clock period to be in terms of 'T'. (6)	
•	Deleted Revised jitter freq. test conditions to be > f/20 and also updated typical values for t _{jit0} and t _{jit2}	
•	Updated V _{OL} Output Low Level row with revised I _{OL} currents and max V _{OL} voltages, dependent upon V voltage.	
•	Updated Figure 2 title to state "Worst-Case" Test Pattern for Power Consumption'.	
	Added footnote that states the following: "UI – Unit Interval is equivalent to one serialized data bit width	
	UI scales with PCLK frequency." Add below calculations to footnote. 12-bit LF mode 1 UI = 1 / (PCLK	
	x 28) 12-bit HF mode 1 UI = 1 / (PCLK_Freq. x 2/3 x 28) 10-bit mode 1 UI = 1 / (PCLK_Freq. /2 x 28	
•	Updated frequency requirements for 10-bit and 12-bit HF modes. 10-bit mode – 50 MHz to 100 MHz; 13	
	HF mode – 37.5 MHz to 75 MHz; 12-bit LF mode (no change) – 25 MHz to 50 MHz.	
•	Updated register 0x01[1] default value to be "0"	
•	Changed GPO0 Enable for 0x0D[4] to GPO1 Enable	
	Added Inject Forward Channel Error Register 0x2D	

DS90UB913A-Q1

JAJSG55G - MAY 2013 - REVISED NOVEMBER 2020



•	Updated power up sequencing information and timing diagram. Added description specifying that the voltage applied on V _{DDIO} (1.8 V, 3.3 V) or V _{DD_n} (1.8 V) sh input pin – any board level DC drop should be compensated.	ould be at the
_	Added 913A EVM layout example image	Page
	新しいテキサス・インスツルメンツ標準に合わせてデータシートのフローとレイアウトを追加。以下のセクシ 「製品比較」表、「取り扱い定格」、「アプリケーションと実装」、「電源に関する推奨事項」、「レイアウト」、「 びドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」	デバイスおよ 1
•	Added additional thermal characteristics	
•	Changed typo in Vout test condition from R_L =500 Ω to R_L =50 Ω .	
•	Changed ☑ 6-6 to use V _{ODp-p} and to clarify difference between STP and Coax	14
•	Added Internal Oscillator section to Device Functional Modes	24
•	Added reference to Power over Coax Application report	38
	Added power up sequencing information and timing diagram	



Device Comparison Table

PART NUMBER FPD-III FUNCTION		PACKAGE	TRANSMISSION MEDIA	PCLK FREQUENCY	
DS90UB913Q-Q1	Serializer	WQFN RTV (32)	STP	10 to 100 MHz	
DS90UB913A-Q1	Serializer	WQFN RTV (32)	Coax or STP	25 to 100 MHz	

5 Pin Configuration and Functions




図 5-1. 32-Pin WQFN Package RTV Top View

Pin Functions: DS90UB913A-Q1 Serializer

P	IN	I/O	DESCRIPTION	
NAME NO.		1/0	DESCRIPTION	
LVCMOS PAR	ALLEL INTERF	ACE		
DIN[0:11]	19,20,21,22, 23,24,26,27, 29,30,31,32	Inputs, LVCMOS w/ pulldown	Parallel Data Inputs. For 10-bit MODE, parallel inputs DIN[0:9] are active. DIN[10:11] are inactive and should not be used. Any unused inputs (including DIN[10:11]) should be No Connect. For 12-bit MODE (HF or LF), parallel inputs DIN[0:11] are active. Any unused inputs should be No Connect.	
HSYNC	1	Input, LVCMOS w/ pulldown	Horizontal SYNC Input. Note: HS transition restrictions: 1. 12-bit Low-Frequency mode: No HS restrictions (raw) 2. 12-bit High-Frequency mode: No HS restrictions (raw) 3. 10-bit mode: HS restricted to no more than one transition per 10 PCLK cycles. Leave open if unused.	
VSYNC	2	Input, LVCMOS w/ pulldown	Vertical SYNC Input. Note: VS transition restrictions: 1. 12-bit Low-Frequency mode: No VS restrictions (raw) 2. 12-bit High-Frequency mode: No VS restrictions (raw) 3. 10-bit High-Frequency mode: VS restricted to no more than one transition per 10 PCLK cycles. Leave open if unused.	
PCLK	3	Input, LVCMOS W/ pulldown Pixel Clock Input Pin. Strobe edge set by TRFB control register 0x03[0].		



Р	PIN			
NAME	NO.	- I/O	DESCRIPTION	
GENERAL PU	RPOSE OUTPU	JT (GPO)		
GPO[1:0]	16,15	Output, LVCMOS	General-purpose output pins can be configured as outputs; used to control and respond to various commands. GPO[1:0] can be configured to be the outputs for input signals coming from GPIO[1:0] pins on the Deserializer or can be configured to be outputs of the local register on the Serializer. Leave open if unused.	
GPO[2]/ CLKOUT	17	Output, LVCMOS	GPO[2] pin can be configured to be the output for input signal coming from the GPIO[2] pin on the Deserializer or can be configured to be the output of the local register on the Serializer. It can also be configured to be the output clock pin when the DS90UB913A-Q1 device is used in the External Oscillator mode. See $\frac{1}{2}$ 7.4 section for a detailed description of External Oscillator Mode. It is recommended to pull GPO2 to GND with a minimum 40-k Ω resistor to ensure GPO2=LOW when PDB transitions from LOW to HIGH.	
GPO[3]/ CLKIN	18	Input/Output, LVCMOS	GPO[3] can be configured to be the output for input signals coming from the GPIO[3] pin on the Deserializer or can be configured to be the output of the local register setting on the Serializer. It can also be configured to be the input clock pin when the DS90UB913A-Q1 Serializer is working with an external oscillator. See セクション 7.4 section for a detailed description of External Oscillator Mode. Leave open if unused.	
BIDIRECTION	AL CONTROL	BUS - I2C-CON	PATIBLE	
SCL	4	Input/Output, Open Drain	Clock line for the bidirectional control bus communication SCL requires an external pullup resistor to V _{DDIO} .	
SDA	5	Input/Output, Open Drain	Data line for the bidirectional control bus communication SDA requires an external pullup resistor to V _{DDIO} .	
MODE	8	Input, analog	Device Mode Select Resistor (Rmode) to Ground and 10-k Ω pullup to 1.8 V rail. MODE pin on the Serializer can be used to select whether the system is running off the PCLK from the imager or an external oscillator. See details in $\frac{1}{8}$ 7-2.	
ID[x]	6	Input, analog	Device ID Address Select The ID[x] pin on the Serializer is used to assign the I2C device address. Resistor (RID) to Ground and 10-k Ω pullup to 1.8 V rail. See \gtrsim 7-6.	
CONTROL AN	ID CONFIGURA	ATION		
PDB	9	Input, LVCMOS w/ pulldown	Power Down Mode Input Pin PDB = H, Serializer is enabled and is ON. PDB = L, Serializer is in Power Down mode. When the Serializer is in Power Down, the PLL is shutdown, and IDD is minimized. Programmed control register data is NOT retained and reset to default values.	
RES	7	Input, LVCMOS w/ pulldown	Reserved This pin MUST be tied LOW.	
FPD-Link III II	NTERFACE			
DOUT+	13	Input/Output, CML	Non-inverting differential output, bidirectional control channel input. The interconnect must be AC Coupled with a 0.1-µF capacitor.	
DOUT-	12	Input/Output, CML	Inverting differential output, bidirectional control channel input. The interconnect must be AC Coupled with a 0.1- μ F capacitor. For applications using single-ended coaxial interconnect, a 0.047- μ F AC coupling capacitor should be placed in series with a 50 Ω resistor before terminating to GND.	
POWER AND	GROUND ⁽¹⁾			
VDDPLL	10	Power, Analog	PLL Power, 1.8 V ±5%.	
VDDT	11	Power, Analog	Tx Analog Power, 1.8 V ±5%.	
VDDCML	/DDCML 14 Power, Analog CML & Bidirectional Channel Driver Power, 1.8 V ±5%.		CML & Bidirectional Channel Driver Power, 1.8 V ±5%.	
VDDD	28	Power, Digital	Digital Power, 1.8 V ±5%.	
VDDIO	25	Power, Digital	Power for I/O stage. The single-ended inputs and SDA, SCL are powered from V_{DDIO} . VDDIO can be connected to a 1.8 V ±5% or 2.8 V ±10% or 3.3 V ±10%.	



PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIFTION		
vss	VSS DAP Ground, DA		DAP must be grounded. DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connected to the ground plane (GND) with at least 9 vias.		

(1) See セクション 8.1.2.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply Voltage – V _{DD_n} (V _{DDPLL} , V _{DDT} , V _{DDCML} , V _{DDD})	-0.3	2.5	V
Supply Voltage – V _{DDIO}	-0.3	4.0	V
LVCMOS Input Voltage	-0.3	V _{DDIO} + 0.3	V
CML Driver I/O Voltage – (V _{DD_n})	-0.3	V _{DD_n} + 0.3	V
Junction Temperature		150	°C
Storage temperature range, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 3B		±8000	
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	Corner pins (1, 8, 9, 16, 17, 24, 25, 32)	±1000	
			Other pins		
V _(ESD)	Electrostatic discharge	(IEC 61000-4-2) $R_D = 330 \Omega$, $C_s = 150 pF$	Air Discharge (DOUT+, DOUT-, RIN+, RIN-)	±25000	V
			Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)	±7000	
		(ISO10605) $R_D = 330 \Omega$, $C_s = 150/330 pF$ $R_D = 2 KΩ$, $C_s = 150/330 pF$	Air Discharge (DOUT+, DOUT-, RIN+, RIN-)	±15000	
			Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)	±8000	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
Supply Voltage (V _{DD_n})		1.71	1.8	1.89	V	
LVCMOS Supply Voltage	V _{DDIO} = 1.8 V	1.71	1.8	1.89	V	
	V _{DDIO} = 3.3 V	3	3.3	3.6		
	V _{DDIO} = 2.8 V	2.52	2.8	3.08		
Supply Noise ⁽¹⁾	V _{DD_n} = 1.8 V			25	mVp-p	
	V _{DDIO} = 1.8 V			25		
	V _{DDIO} = 3.3 V			50		
Power-Over-Coax Supply Noise	f = 30 Hz - 1 KHz, t_{rise} > 100 μs Measured differentially between DOUT+ and DOUT– (coax mode only)		10		mVp-p	
	f = 1 KHz - 50 MHz Measured differentially between DOUT+ and DOUT- (coax mode only)		10		mVp-p	
Operating Free Air Temper	ature (T _A)	-40	25	105	°C	

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
PCLK Clock Frequency	10-bit mode	50	10) MHz
	12-bit HF mode	37.5	7	5 MHz
	12-bit LF mode	25	5) MHz
External Clock Input	10-bit mode	25	5) MHz
Frequency to GPO3	12-bit HF mode	25	5) MHz
	12-bit LF mode	25	5) MHz

⁽¹⁾ Supply noise testing was done with minimum capacitors (as shown on 図 8-9, 図 8-5 on the PCB. A sinusoidal signal is AC coupled to the V_{DD_n} (1.8 V) supply with amplitude = 25 mVp-p measured at the device V_{DD_n} pins. Bit error rate testing of input to the Ser and output of the Des with 10-meter cable shows no error when the noise frequency on the Ser is less than 1 MHz. The Des on the other hand shows no error when the noise frequency is less than 750 kHz.

6.4 Thermal Information

		DS90UB913A-Q1	
	THERMAL METRIC ⁽¹⁾	RTV (WQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	8.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics⁽¹⁾ (2) (3)

	PARAMETER	TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
LVCMOS	DC SPECIFICATIONS 3.3	V I/O (SER INPUTS, GPI	O, CONTROL INPUTS A	ND OUTPUTS)			
V _{IH}	High Level Input Voltage	V _{IN} = 3 V to 3.6 V		2		V _{IN}	V
V _{IL}	Low Level Input Voltage	V _{IN} = 3 V to 3.6 V		GND		0.8	V
I _{IN}	Input Current	V _{IN} = 0 V or 3.6 V, V _{IN} =	3 V to 3.6 V	-20	±1	20	μA
V _{OH}	High Level Output Voltage	V _{DDIO} = 3 V to 3.6 V, I _{OH}	V _{DDIO} = 3 V to 3.6 V, I _{OH} = -4 mA			V _{DDIO}	V
V _{OL}	Low Level Output Voltage	V _{DDIO} = 3 V to 3.6 V, I _{OL}	_ = 4 mA	GND		0.4	V
Ios	Output Short Circuit Current	V _{OUT} = 0 V	Serializer GPO Outputs		-15		mA
I _{OZ}	TRI-STATE Output Current	PDB = 0 V, V _{OUT} = 0 V or V _{DDIO}	Serializer GPO Outputs	-20		20	μΑ
C _{GPO}	Pin Capacitance	GPO [3:0]	-		1.5		pF
LVCMOS	DC SPECIFICATIONS 1.8	V I/O (SER INPUTS, GPI	O, CONTROL INPUTS A	ND OUTPUTS)			
V _{IH}	High Level Input Voltage	V _{IN} = 1.71 V to 1.89 V		0.65 V _{IN}		V _{IN}	V
V _{IL}	Low Level Input Voltage	V _{IN} = 1.71 V to 1.89 V		GND		0.35 V _{IN}	V
I _{IN}	Input Current	V _{IN} = 0 V or 1.89 V, V _{IN}	= 1.71 V to 1.89 V	-20	±1	20	μΑ



	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High Level Output Voltage	V _{DDIO} = 1.71 V to 1.89 V,	I _{OH} = −4 mA	V _{DDIO} - 0.45		$V_{\rm DDIO}$	V
V _{OL}	Low Level Output Voltage	V _{DDIO} = 1.71 V to 1.89 V I	/ _{DDIO} = 1.71 V to 1.89 V I _{OL} = 4 mA			0.45	V
I _{os}	Output Short Circuit Current	V _{OUT} = 0 V	Serializer GPO Outputs		-11		mA
l _{oz}	TRI-STATE Output Current	PDB = 0 V, V _{OUT} = 0 V or V _{DDIO}	Serializer GPO Outputs	-20		20	μA
C _{GPO}	Pin Capacitance	GPO [3:0]			1.5		pF
I _{IN-STRAP}	Strap pin input current	$V_{IN} = 0 V \text{ to } V_{DD_n}$		-1		1	μA
LVCMOS	DC SPECIFICATIONS 2.8	V I/O (SER INPUTS, GPIO	, CONTROL INPUTS	AND OUTPUTS)			
V _{IH}	High Level Input Voltage	V _{IN} = 2.52 V to 3.08 V		0.7 V _{IN}		V _{IN}	V
V _{IL}	Low Level Input Voltage	V _{IN} = 2.52 V to 3.08 V		GND		0.3 V _{IN}	v
I _{IN}	Input Current	V _{IN} = 0 V or 3.08 V, V _{IN} =	2.52 V to 3.08 V	-20	±1	20	μA
V _{OH}	High Level Output Voltage	V _{DDIO} = 2.52 V to 3.08 V,	I _{OH} = -4 mA	V _{DDIO} - 0.4		V_{DDIO}	V
V _{OL}	Low Level Output Voltage	V _{DDIO} =2.52 V to 3.08V I _O	V _{DDIO} =2.52 V to 3.08V I _{OL} = 4 mA			0.4	V
I _{OS}	Output Short Circuit Current	V _{OUT} = 0 V	Serializer GPO Outputs		-11		mA
I _{OZ}	TRI-STATE Output Current	PDB = 0 V, V _{OUT} = 0 V or V _{DDIO}	Serializer GPO Outputs	-20		20	μA
C _{GPO}	Pin Capacitance	GPO [3:0]	<u> </u>		1.5		pF
	VER DC SPECIFICATIONS	(DOUT+, DOUT-)					
V _{OD}	Differential Output Voltage	R _L = 100 Ω (⊠ 6-6), Back	Channel Disabled	640		824	
V _{OUT}	Single-Ended Output Voltage	R _L = 50 Ω (⊠ 6-6), Back (Channel Disabled	320		412	mV
ΔV _{OD}	Differential Output Voltage Unbalance	R _L = 100 Ω			1	50	mV
V _{OS}	Output Offset Voltage	R _L = 100 Ω (⊠ 6-6)			V _{DD_n} - V _{OD/2}		V
ΔV _{OS}	Offset Voltage Unbalance	R _L = 100 Ω			1	50	mV
I _{OS}	Output Short Circuit Current	DOUT+ = 0 V or DOUT-	= 0 V		-26		mA
_	Differential Internal Termination Resistance	Differential across DOUT+	and DOUT-	80	100	120	
R _T	Single-ended Termination Resistance	DOUT+ or DOUT-		40	50	60	Ω
V _{ID-BC}	Back Channel Differential Input Voltage	Back Channel Frequency	= 5.5 MHz ⁽¹⁰⁾	260			mV
V _{IN-BC}	Back Channel Single- Ended Input Voltage		, ,				mV
	ZER SUPPLY CURRENT	I		1			



	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
			V _{DD_n} = 1.89 V V _{DDIO} = 3.6 V f = 100 MHz, 10-bit mode Default Registers		61	80	mA
I _{DDT} V _{DD_n} Supply Current	R _L = 100 Ω WORST CASE pattern (⊠ 6-2)	V _{DD_n} = 1.89 V V _{DDIO} = 3.6 V f = 75 MHz, 12-bit high frequency mode Default Registers		61	80	A	
			V _{DD_n} = 1.89 V V _{DDIO} = 3.6 V f = 50 MHz, 12-bit low frequency mode Default Registers		61	80	mA
			V _{DD_n} = 1.89 V V _{DDIO} = 3.6 V f = 100 MHz, 10-bit mode Default Registers		65		
I _{DDT} V _{DD_n} Supply Current RA	R_L = 100 Ω RANDOM PRBS-7 pattern	$V_{\rm DD_n}$ = 1.89 V $V_{\rm DDIO}$ = 3.6 V f = 75 MHz, 12-bit high frequency mode Default Registers		64		mA	
			$V_{\rm DD_n}$ = 1.89 V $V_{\rm DDIO}$ = 3.6 V f = 50 MHz, 12-bit low frequency mode Default Registers		63		
	Serializer (Tx)	R _L = 100 Ω	V _{DDIO} = 1.89 V f = 75 MHz, 12-bit high frequency mode Default Registers		1.5	3	
I _{DDIOT}	V _{DDIO} Supply Current (includes load current)	WORST CASE pattern (図 6-2)	V _{DDIO} = 3.6 V f = 75 MHz, 12-bit high frequency mode Default Registers		5	8	mA
I _{DDTZ}	Serializer (Tx) Supply	PDB = 0V; All other	V _{DDIO} =1.89 V Default Registers		300	1000	μΑ
	Current Power Down	LVCMOS Inputs = 0 V	V _{DDIO} = 3.6 V Default Registers		300	1000	μΑ
I _{DDIOTZ}	Serializer (Tx) V _{DDIO} Supply Current Power	PDB = 0V; All other	V _{DDIO} = 1.89 V Default Registers		15	100	μΑ
אוטוטוב	Down	LVCMOS Inputs = 0 V	V _{DDIO} = 3.6 V Default Registers		15	100	μΑ



6.6 Recommended Serializer Timing For PCLK $^{(5)}$ $^{(6)}$

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	PIN / FREQ	MIN	NOM	MAX	UNIT
		10-bit mode 50 MHz – 100 MHz		10	Т	20	ns
t _{TCP}	Transmit Clock Period	12-bit high frequency mode 37.5 MHz - 75MHz		13.33	Т	26.67	ns
		12-bit low frequency mode 25 MHz - 50MHz		20	Т	40	ns
t _{TCIH}	Transmit Clock Input High Time			0.4T	0.5T	0.6T	
t _{TCIL}	Transmit Clock Input Low Time			0.4T	0.5T	0.6T	
		10-bit mode 50 MHz – 100 MHz		0.05T	0.25T	0.3T	
t _{CLKT}	PCLK Input Transition Time (⊠ 6-7)	12-bit high frequency mode 37.5 MHz - 75MHz		0.05T	0.25T	0.3T	
		12-bit low frequency mode 25 MHz - 50MHz		0.05T	0.25T	0.3T	
t _{JIT0}	PCLK Input Jitter (PCLK from imager mode)	LPF = f/20, CDR PLL Loop BW = f/15, BER = 1E-10	f _{PCLK} = 25 – 100 MHz ⁽⁸⁾			0.3	UI
t _{JIT1}	PCLK Input Jitter (External Oscillator mode) ⁽³⁾	LPF = f/20, CDR PLL Loop BW = f/15, BER = 1E-10	f _{PCLK} = 25 – 100 MHz ⁽⁸⁾		1T		
t _{JIT2}	External Oscillator Jitter(3)	LPF = $f/20$, CDR PLL Loop BW = $f/15$, BER = 1E-10	$f_{OSC} = 25 - 50 \text{ MHz}^{(9)}$			0.3	UI
$\Delta_{ m OSC}$	External Oscillator Frequency Stability		f _{OSC} = 25 – 50 MHz ⁽⁹⁾		±50		ppm

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.7 AC Timing Specifications (SCL, SDA) - I2C-Compatible

Over recommended supply and temperature ranges unless otherwise specified. (図 6-1)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
RECOM	MENDED INPUT TIMING REQUIREMENTS	5				
£	SCI Clark Fraguency	Standard Mode			100	kHz
f _{SCL}	SCL Clock Frequency	Fast Mode			400	kHz
	SCL Low Period	Standard Mode	4.7			μs
t _{LOW}	SCL LOW FERIOR	Fast Mode	1.3			μs
	SCL High Period	Standard Mode	4.0			μs
t _{HIGH}	SCL High Fehou	Fast Mode	0.6			μs
•	Hold time for a start or a repeated start	Standard Mode	4.0			μs
t _{HD:STA}	condition	Fast Mode	0.6			μs
+	Set Up time for a start or a repeated	Standard Mode	4.7			μs
t _{SU:STA} start condition	start condition	Fast Mode	0.6			μs
+	Data Hold Time	Standard Mode	0		3.45	μs
t _{HD:DAT}	Data Hold Tillle	Fast Mode	0		900	ns
+	Data Set Up Time	Standard Mode	250			ns
t _{SU:DAT}	Data Set Op Time	Fast Mode	100			ns
	Set Up Time for STOP Condition	Standard Mode	4.0			μs
t _{su:sto}	Set of fille for STOP Condition	Fast Mode	0.6			μs
+	Bus Free time between Stop and Start	Standard Mode	4.7			μs
t _{BUF}	bus Free time between Stop and Start	Fast Mode	1.3			μs
+	SCL & SDA Rise Time	Standard Mode			1000	ns
t _r	SOL & SDA RISE TITLE	Fast Mode			300	ns
+	SCL & SDA Fall Time	Standard Mode			300	ns
t _f	SUL & SUA Fall Time	Fast Mode			300	ns

6.8 Bidirectional Control Bus DC Timing Specifications (SCL, SDA) - I2C-Compatible (4)

Over recommended supply and temperature ranges unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
RECON	MENDED INPUT TIMING REQUIREME	ENTS			'	
V_{IH}	Input High Level	SDA and SCL	0.7*V _{DDIO}		V_{DDIO}	V
V _{IL}	Input Low Level	SDA and SCL	GND		0.3*V _{DDIO}	V
V _{HY}	Input Hysteresis			>50		mV
\/	Output Law Laval(7)	SDA, V _{DDIO} = 1.8 V, I _{OL} = 0.9 mA	0		0.36	V
V_{OL}	Output Low Level ⁽⁷⁾	SDA, V _{DDIO} = 3.3 V, I _{OL} = 1.6 mA	0		0.4	V
I _{IN}	Input Current	SDA or SCL, V _{IN} = V _{DDIO} OR GND	-10		10	μΑ
t _R	SDA Rise Time-READ	SDA, RPU = $10 \text{ k}\Omega$, Cb $\leq 400 \text{ pF}$ (\boxtimes		430		ns
t _F	SDA Fall Time-READ	6-1)		20		ns
C _{IN}		SDA or SCL		<5		pF

⁽¹⁾ The Electrical Characteristics tables list verified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not verified.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD and ΔVOD which are differential voltages.

⁽³⁾ Typical values represent most likely parametric norms at 1.8 V or 3.3 V, T_A = 25°C, and at the Recommended Operation Conditions at the time of product characterization and are not verified.

⁽⁴⁾ Specification is verified by design.

⁽⁵⁾ Recommended Input Timing Requirements are input specifications and not tested in production.



- (6) T is the period of the PCLK.
- (7) FPD-Link device was designed primarily for point-to-point operation and a small number of attached slave devices. As such the Minimum I_{OL} pullup current is targeted to lower value than the minimum I_{OL} in the I2C specification.
- (8) f_{PCLK} denotes input PCLK frequency to the device.
- (9) $f_{\rm OSC}$ denotes input external oscillator frequency to the device (GPO3/CLKIN).
- (10) The back channel frequency (MHz) listed is the frequency of the internal clock used to generate the encoded back channel data stream. The data rate (Mbps) of the encoded back channel stream is the back channel frequency divided by 2.

6.9 Timing Diagrams






図 6-1. Bi-directional Control Bus Timing




☑ 6-2. "Worst Case" Test Pattern for Power Consumption

図 6-3. Serializer CML Output Load and Transition Times



Copyright © 2016, Texas Instruments Incorporated

図 6-4. Serializer CML Output Load and Transition Times



Copyright © 2016, Texas Instruments Incorporated

図 6-5. Serializer VOD Setup






図 6-6. Serializer VOD Diagram




図 6-7. Serializer Input Clock Transition Times




図 6-8. Serializer Setup/Hold Times




図 6-9. Serializer PLL Lock Time




図 6-10. Serializer Delay



6.10 Serializer Switching Characteristics

	PARAMETER	TEST CONDITION	NS	MIN	NOM	MAX	UNIT
t _{LHT}	CML Low-to-High Transition Time	R _L = 100 Ω (⊠ 6-3)			150	330	ps
t _{HLT}	CML High-to-Low Transition Time	R _L = 100 Ω (⊠ 6-3)			150	330	ps
t _{DIS}	Data Input Setup to PCLK			2			ns
t _{DIH}	Data Input Hold from PCLK	-Serializer Data Inputs (⊠ 6-8)		2			ns
t _{PLD}	Serializer PLL Lock Time ⁽¹⁾ (2)	R _L = 100 Ω (図 6-9)			1	2	ms
	Carialinas Dalas (2)	R _T = 100 Ω, 10–bit mode Register 0x03h b[0] (TRFB = 1) (⊠ 6-10)		32.5T	38T	44T	
t _{SD}	Serializer Delay ⁽²⁾	R_T = 100 Ω, 12–bit mode Register 0x03h b[0] (TRFB = 1) (\boxtimes 6-10)		11.75T	13T	15T	
t _{JIND}	Serializer Output Deterministic Jitter (3) (4) (5)	PRBS-7 test pattern, CDR PLL Loop BW = f/15, BER = 1E-10	DOUT±		0.17	0.26	UI
t _{JINR}	Serializer Output Random Jitter (3) (4) (5)	PRBS-7 test pattern, CDR PLL Loop BW = f/15, BER = 1E-10	DOUT±		0.016		UI
t _{JINT}	Peak-to-Peak Serializer Output Total Jitter (3) (5) (7)	PRBS-7 test pattern, CDR PLL Loop BW = f/15, BER = 1E-10	DOUT±		0.4	0.52	UI
		10-bit mode PCLK = 100 MHz. Default Registers			2.20		
λ _{STXBV}	Serializer Jitter Transfer Function -3 dB Bandwidth	12-bit high frequency mode PCLK = 75 MHz. Default Registers			2.20		MHz
	o ab banaman	12-bit low frequency mode PCLK = 50 MHz. Default Registers			2.20		
		10-bit mode PCLK = 100 MHz. Default Registers			1.06		
δ_{STX}	Serializer Jitter Transfer Function (Peaking)	12-bit high frequency mode PCLK = 75 MHz. Default Registers			1.09		dB
	(r cannig)	12-bit low frequency mode PCLK = 50 MHz. Default Registers			1.16		
δ_{STXf}	Serializer Jitter Transfer Function (Peaking Frequency)	10-bit mode PCLK = 100 MHz. Default Registers			400		kHz

Over recommended operating supply and temperature ranges unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	12-bit high frequency mode PCLK = 75 MHz. Default Registers		500		
1	12-bit low frequency mode PCLK = 50 MHz. Default Registers		600		

- (1) t_{PLD} is the time required by the serializer to obtain lock when exiting power-down state with an active PCLK.
- (2) Specification is verified by design.
- (3) Typical values represent most likely parametric norms at 1.8 V or 3.3 V, T_A = 25°C, and at the Recommended Operation Conditions at the time of product characterization and are not verified.
- (4) Specification is verified by characterization and is not tested in production.
- (5) UI Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
 - 10-bit mode: 1 UI = 1 / (PCLK_Freq. /2 x 28)
 - 12-bit HF mode: 1 UI = 1 / (PCLK_Freq. x 2/3 x 28)
 - 12-bit LF mode: 1 UI = 1 / (PCLK_Freq. x 2/3 x
- 6) To ensure optimum device functionality, It is recommended to NOT write to any RESERVED registers.
- (7) Serializer output peak-to-peak total jitter includes deterministic jitter, random jitter, and jitter transfer from serializer input.

6.11 Typical Characteristics




図 6-11. Typical Serializer Jitter Transfer Function




図 6-12. Typical System Input Jitter Tolerance Curve - DS90UB913A Linked to DS90UB914A

7 Detailed Description

7.1 Overview


The DS90UB913A-Q1 is optimized to interface with the DS90UB914A-Q1 using a $50-\Omega$ coax interface. The DS90UB913A-Q1 will also work with the DS90UB914A-Q1 using an STP interface.

The DS90UB913A/914A FPD- Link III chipsets are intended to link mega-pixel camera imagers and video processors in ECUs. The Serializer/Deserializer chipset can operate from 25 MHz to 100 MHz pixel clock frequency. The DS90UB913A-Q1 device transforms a 10/12-bit wide parallel LVCMOS data bus along with a bidirectional control channel control bus into a single high-speed differential pair. The high speed serial bit stream contains an embedded clock and DC-balanced information which enhances signal quality to support AC coupling. The DS90UB914A-Q1 device receives the single serial data stream and converts it back into a 10/12-bit wide parallel data bus together with the control channel data bus. The DS90UB913A/914A chipsets can accept up to:

- 12-bits of DATA + 2 bits SYNC for an input PCLK range of 25 MHz to 50 MHz in the 12-bit low frequency mode. Note: No HS/VS restrictions (raw).
- 12-bits of DATA + 2 SYNC bits for an input PCLK range of 37.5 MHz to 75 MHz in the 12-bit high frequency mode. Note: No HS/VS restrictions (raw).
- 10-bits of DATA + 2 SYNC bits for an input PCLK range of 50 MHz to 100 MHz in the 10-bit mode. Note: HS/VS restricted to no more than one transition per 10 PCLK cycles.

The DS90UB913A/914A chipset offer customers the choice to work with different clocking schemes. The DS90UB913A/914A chipsets can use an external oscillator as the reference clock source for the PLL (see section セクション 7.4.1) or PCLK from the imager as primary reference clock to the PLL (see section セクション 7.4.2).

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Serial Frame Format

The High Speed Forward Channel is composed of 28 bits of data containing video data, sync signals, I2C and parity bits. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized, balanced and scrambled. The 28-bit frame structure changes in the 12-bit low frequency mode, 12-bit high frequency mode and the 10-bit mode internally and is seamless to the customer. The bidirectional control channel data is transferred over the single serial link along with the high-speed forward data. This architecture

provides a full duplex low speed forward and backward path across the serial link together with a high speed forward channel without the dependence on the video blanking phase.

7.3.2 Line Rate Calculations for the DS90UB913A/914A

The DS90UB913A-Q1 device divides the clock internally by divide-by-1 in the 12-bit low frequency mode, by divide-by-2 in the 10-bit mode and by divide-by-1.5 in the 12-bit high frequency mode. Conversely, the DS90UB914A-Q1 multiplies the recovered serial clock to generate the proper pixel clock output frequency. Thus the maximum line rate in the three different modes remains 1.4 Gbps. The following are the formulae used to calculate the maximum line rate in the different modes:

- For the 12-bit low frequency mode, Line rate = f_{PCLK}*28; for example, f_{PCLK} = 50 MHz, line rate = 50*28 = 1.4 Gbps
- For the 12-bit high frequency mode, Line rate = f_{PCLK}*(2/3)*28; for example, f_{PCLK} = 75 MHz, line rate = (75)*(2/3)*28 = 1.4 Gbps
- For the 10-bit mode, Line rate = f_{PCLK}/2*28; for example, f_{PCLK} = 100 MHz, line rate = (100/2)*28 = 1.4 Gbps

7.3.3 Error Detection

The chipset provides error detection operations for validating data integrity in long distance transmission and reception. The data error detection function offers users flexibility and usability of performing bit-by-bit data transmission error checking. The error detection operating modes support data validation of the following signals:

- · Bidirectional control channel data across the serial link
- · Parallel video/sync data across the serial link

The chipset provides 1 parity bit on the forward channel and 4 cyclic redundancy check (CRC) bits on the back channel for error detection purposes. The DS90UB913A/914A chipset checks the forward and back channel serial links for errors and stores the number of detected errors in two 8-bit registers in the Serializer and the Deserializer respectively.

To check parity errors on the forward channel, monitor registers 0x1A and 0x1B on the DS90UB914A. If there is a loss of LOCK, then the counters on registers 0x1A and 0x1B are reset. Whenever there is a parity error on the forward channel, the PASS pin will go low.

To check CRC errors on the back-channel, monitor registers 0x0A and 0x0B on the Serializer.

7.3.4 Synchronizing Multiple Cameras


For applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the General Purpose Input/Output (GPIO) pins to transmit control signals to synchronize multiple cameras together. To synchronize the cameras properly, the system controller needs to provide a field sync output (such as a vertical or frame sync signal) and the cameras must be set to accept an auxiliary sync input. The vertical synchronize signal corresponds to the start and end of a frame and the start and end of a field. Note this form of synchronization timing relationship has a non-deterministic latency. After the control data is reconstructed from the bidirectional control channel, there will be a time variation of the GPIO signals arriving at the different target devices (between the parallel links). The maximum latency delta (t1) of the GPIO data transmitted across multiple links is 25 μ s.

注

The user must verify that the timing variations between the different links are within their system and timing specifications.

See Z 7-1 for an example of this function.

The maximum time (t1) between the rising edge of GPIO (that is, sync signal) to the time the signal arrives at Camera A and Camera B is $25 \mu s$.



Copyright © 2016, Texas Instruments Incorporated

図 7-1. Synchronizing Multiple Cameras




図 7-2. GPIO Delta Latency

7.3.5 General Purpose I/O (GPIO) Descriptions


There are 4 GPOs on the Serializer and 4 GPIOs on the Deserializer when the DS90UB913A/914A chipsets are run off the pixel clock from the imager as the reference clock source. The GPOs on the Serializer can be configured as outputs for the input signals that are fed into the Deserializer GPIOs. In addition, the GPOs on the Serializer can behave as outputs of the local register on the Serializer. The GPIOs on the Deserializer can be configured to be the input signals feeding the GPOs (configured as outputs) on the Serializer. In addition the GPIOs on the Deserializer can be configured to behave as outputs of the local register on the Deserializer. The DS90UB913A Serializer GPOs cannot be configured as inputs for remote communication with Deserializer. If the DS90UB913A/914A chipsets are run off the external oscillator source as the reference clock, then GPO3 on the Serializer is automatically configured to be the input for the external clock and GPO2 is configured to be the output of the divide-by-2 clock which is fed into the imager as its reference clock. In this case, the GPIO2 and GPIO3 on the Deserializer can only behave as outputs of the local register on the Deserializer. The GPIO maximum switching rate is up to 66 kHz when configured for communication between Deserializer GPIO to Serializer GPO.

7.3.6 LVCMOS V_{DDIO} Option

1.8 V/2.8 V/3.3 V Serializer inputs are user configurable to provide compatibility with 1.8 V, 2.8 V and 3.3 V system interfaces.

7.3.7 Pixel Clock Edge Select (TRFB / RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0, data is strobed on the falling edge of the PCLK.



☑ 7-3. Programmable PCLK Strobe Select


7.3.8 Power Down

The SER has a PDB input pin to ENABLE or power down the device. Enabling PDB on the SER will disable the link to save power. If PDB = HIGH, the SER will operate at its internal default oscillator frequency when the input PCLK stops. When the PCLK starts again, the SER locks to the valid input PCLK and transmit the data to the DES. When PDB = LOW, the high-speed driver outputs are static HIGH. Please refer to $2000 \times 1000 \times 1000$ 8.1.2 for power-up requirements.

7.4 Device Functional Modes

7.4.1 DS90UB913A/914A Operation with External Oscillator as Reference Clock

In some applications, the pixel clock that comes from the imager can have jitter which exceeds the tolerance of the DS90UB913A/914A chipsets. In this case, the DS90UB913A-Q1 device should be operated by using an external clock source as the reference clock for the DS90UB913A/914A chipsets. **This is the recommended operating mode**. The external oscillator clock output goes through a divide-by-2 circuit in the DS90UB913A-Q1 Serializer and this divided clock output is used as the reference clock for the imager. The output data and pixel clock from the imager are then fed into the DS90UB913A-Q1 device. $\[mu]$ 7-4 shows the operation of the DS90UB13A/914A chipsets while using an external automotive grade oscillator.



Copyright © 2016, Texas Instruments Incorporated

図 7-4. DS90UB913A-Q1/914A-Q1 Operation in the External Oscillator Mode

When the DS90UB913A-Q1 device is operated using an external oscillator, the GPO3 pin on the DS90UB913A-Q1 is the input pin for the external oscillator. In applications where the DS90UB913A-Q1 device is operated from an external oscillator, the divide-by-2 circuit in the DS90UB913A-Q1 device feeds back the divided clock output to the imager device through GPO2 pin. The pixel clock to external oscillator ratios needs to be fixed for the 12-bit high frequency mode and the 10-bit mode. In the 10-bit mode, the pixel clock frequency divided by the external oscillator frequency must be 2. In the 12-bit high frequency mode, the pixel clock frequency divided by the external oscillator frequency must be 1.5. For example, if the external oscillator frequency is 48 MHz in the 10-bit mode, the pixel clock frequency of the imager needs to be twice of the external oscillator frequency, that is, 96 MHz. If the external oscillator frequency is 48MHz in the 12-bit high frequency mode, the pixel clock frequency of the imager needs to be 1.5 times of the external oscillator frequency, that is, 72 MHz.

When PCLK signal edge is detected, and 0x03[1] = 0, the DS90UB913A will switch from internal oscillator mode to an external PCLK. Upon removal of PCLK input, the device will switch back into internal oscillator mode. In external oscillator mode, GPO2 and GPO3 on the Serializer cannot act as the output of the input signal coming from GPIO2 or GPIO3 on the Deserializer.

表 7-1. Device Functional Mode w/ Example XCLKIN = 48 MHz

MODE	GPIO3 XCLKIN	GPIO2 XCLKOUT = XCLKIN / 2	Ratio	Input PCLK Frequency = XLCKIN * Ratio
10-bit	48 MHz	24 MHz	2	96 MHz
12-bit High Frequency (HF)	48 MHz	24 MHz	1.5	72 MHz

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

表 7-1. Device Functional Mode w/ Exam	ple XCLKIN = 48 MHz (continued)
---------------------------------------	---------------------------------

MODE	GPIO3 XCLKIN	GPIO2 XCLKOUT = XCLKIN / 2	Ratio	Input PCLK Frequency = XLCKIN * Ratio	
12-bit Low Frequency (LF)	48 MHz	24 MHz	1	48 MHz	

7.4.2 DS90UB913A/914A Operation with Pixel Clock from Imager as Reference Clock

The DS90UB913A/914A chipsets can be operated by using the pixel clock from the imager as the reference clock. Z 7-5 shows the operation of the DS90UB913A/914A chipsets using the pixel clock from the imager. If the DS90UB913A-Q1 device is operated using the pixel clock from the imager as the reference clock, then the imager uses an external oscillator as its reference clock. There are 4 GPIOs available in this mode (PCLK from imager mode).




Copyright © 2016, Texas Instruments Incorporated

図 7-5. DS90UB913A-Q1/914A-Q1 Operation in PCLK mode

7.4.3 MODE Pin on Serializer

The MODE pin on the Serializer can be configured to select if the DS90UB913A-Q1 device is to be operated from the external oscillator or the PCLK from the imager. The pin must be pulled to $V_{DD_n}(1.8 \text{ V}, \text{ not } V_{DDIO})$ with a resistor R1 and a pulldown resistor R2 for external oscillator mode to create the ratio shown in ℤ 7-6. If the device is to be operated from PCLK from imager mode, MODE pin can be pulled up to $V_{DD_n}(1.8V)$ with a 10-kΩ resistor directly or use the ratio shown in ℤ 7-6 and ఔ 7-2. The recommended maximum resistor tolerance is 1%.



Copyright © 2016, Texas Instruments Incorporated

図 7-6. MODE Pin Configuration on DS90UB913A-Q1



表 7-2. DS90UB913A-Q1 Serializer MODE Setting

MODE SELECT	MINIMUM RATIO (V _{MODE} /V _(VDD_n))			SUGGESTED R_2 RESISTOR VALUE ($k\Omega$)
PCLK from Imager mode	0.750	1.000	10	100
External Oscillator mode	0.292	0.339	10	4.7

7.4.4 Internal Oscillator

When a PCLK is not applied to the DS90UB913A, the serializer will establish the FPD-III link using an internal oscillator. During normal operation (not BIST) the frequency of the internal oscillator can be adjusted from DS90UB913A register 0x14[2:1] according to 表 7-3. In BIST mode, the internal oscillator frequency should only be adjusted from the DS90UB914A. The BIST frequency can be set by either pin strapping (表 7-4) or register (表 7-5). In BIST DS90UB913A register 0x14[2:1] is automatically loaded from the DS90UB914A through the bidirectional control channel.

表 7-3. Clock Sources for Forward Channel Frame on the Serializer During Normal Operation

DS90UB913A-Q1 Reg 0x14 [2:1]	10-BIT MODE	12-BIT HIGH-FREQUENCY MODE	12-BIT LOW-FREQUENCY MODE	
00	50 MHz	37.5 MHz	25 MHz	
01	100 MHz	75 MHz	50 MHz	
10	50 MHz	37.5 MHz	25 MHz	
11	Reserved	Reserved	Reserved	

7.4.5 Built In Self Test

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link and lowspeed back channel. This is useful in the prototype stage, equipment production, and in-system test and also for system diagnostics.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.4.6 BIST Configuration and Status

The chipset can be programmed into BIST mode using either pins or registers on the DES only. By default, BIST configuration is controlled through pins. BIST can be configured via registers using BIST Control register (0x24). Pin-based configuration is defined as follows:

- BISTEN = HIGH: Enable the BIST mode, BISTEN = LOW: Disable the BIST mode.
- Deserializer GPIO0 and GPIO1: Defines the BIST clock source (PCLK vs. various frequencies of internal OSC)

表	7-4.	BIST	Pin	Configurati	on

DESERIALIZER GPIO[0:1]	OSCILLATOR SOURCE	BIST FREQUENCY
00	External PCLK	PCLK or External Oscillator
01	Internal	~50 MHz
10	Internal	~25 MHz

表 7-5. BIST Register Configuration

DS90UB914A-Q1 Reg 0x24 [2:1]	10-BIT MODE	12-BIT HIGH-FREQUENCY MODE	12-BIT LOW-FREQUENCY MODE
00	PCLK	PCLK	PCLK
01	100 MHz	75 MHz	50 MHz
10	50 MHz	37.5 MHz	25 MHz
11	Reserved	Reserved	Reserved

BIST mode provides various options for the PCLK source. Either external pins (GPIO0 and GPIO1) or registers can be used to program the BIST to use external PCLK or various OSC frequencies. Refer to 表 7-4 for pin settings. The BIST status can be monitored real-time on the PASS pin. For every frame with error(s), the PASS pin toggles low for one-half PCLK period. If two consecutive frames have errors, PASS will toggle twice to allow counting of frames with errors. Once the BIST is done, the PASS pin reflects the pass/fail status of the last BIST run only for one PCLK cycle. The status can also be read through I2C for the number of frames in errors. BIST status register retains results until it is reset by a new BIST session or a device reset. To evaluate BIST in external oscillator mode, both the external oscillator and PCLK need to be present. For all practical purposes, the BIST status can be monitored from the BIST Error Count register 0x25 on the DS90UB914A Deserializer.

7.4.7 Sample BIST Sequence

Step 1. For the DS90UB913A/914A FPD-Link III chipset, BIST Mode is enabled via the BISTEN pin of DS90UB914A-Q1 FPD-Link III deserializer. The desired clock source is selected through the deserializer GPIO0 and GPIO1 pins as shown in 表 7-4.

Step 2. The DS90UB913A-Q1 Serializer BIST pattern is enabled through the back channel. The BIST pattern is sent through the FPD-Link III to the deserializer. Once the serializer and deserializer are in the BIST mode and the deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking FPD-Link III serial stream. If an error in the payload is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3. To stop the BIST mode, the deserializer BISTEN pin is set LOW. The deserializer stops checking the data. The final test result is not maintained on the PASS pin. To monitor the BIST status, check the BIST Error Count register, 0x25 on the Deserializer.

Step 4. The link returns to normal operation after the deserializer BISTEN pin is low. ☒ 7-8 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases, it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, or by reducing signal condition enhancements (Rx equalization).






図 7-7. AT-Speed BIST System Flow Diagram




図 7-8. BIST Timing Diagram

7.5 Programming

7.5.1 Programmable Controller

An integrated I2C slave controller is embedded in the DS90UB913A-Q1 Serializer. It must be used to configure the extra features embedded within the programmable registers or it can be used to control the set of programmable GPIOs.

7.5.2 Description of Bidirectional Control Bus and I2C Modes

The I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an external remote device (such as image sensor) through the bidirectional control channel. Register programming transactions to/from the DS90UB913A-Q1/914A-Q1 chipset are employed through the clock (SCL) and data (SDA) lines. These two signals have open drain I/Os and both lines must be pulled-up to $V_{\rm DDIO}$ by an external resistor. Pullup resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic LOW is transmitted by driving the output low. Logic HIGH is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pullup resistor values will depend upon the total bus capacitance and operating speed. The DS90UB913A I2C bus data rate supports up to 400 kbps according to I2C fast mode specifications.

For further description of general I2C communication, please refer to application note *Understanding the I2C Bus* (SLVA704). For more information on choosing appropriate pullup resistor values, please refer to application note *I2C Bus Pullup Resistor Calculation* (SLVA689).




図 7-9. Write Byte




図 7-10. Read Byte




図 7-11. Basic Operation







図 7-12. Start and Stop Conditions

7.5.3 I2C Pass-Through

I2C pass-through provides a way to access remote devices at the other end of the FPD-Link III interface. This option is used to determine if an I2C instruction is transferred over to the remote I2C bus. For example, when the I2C master is connected to the deserializer and I2C pass-through is enabled on the deserializer, any I2C traffic targeted for the remote serializer or remote slave will be allowed to pass through the deserializer to reach those respective devices.

See Z 7-13 for an example of this function and refer to application note *I2C over DS90UB913/4 FPD-Link III* with Bidirectional Control Channel (SNLA222).

If master controller transmits I2C transaction for address 0xA0, the DES A with I2C pass-through enabled will transfer I2C commands to remote Camera A. The DES B with I2C pass-through disabled, any I2C commands will NOT be passed on the I2C bus to Camera B.



 $Copyright @ 2016, Texas \ Instruments \ Incorporated$

図 7-13. I2C Pass-Through


7.5.4 Slave Clock Stretching

The I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an external remote device (such as image sensor) through the bidirectional control. To communicate and synchronize with remote devices on the I2C bus through the bidirectional control channel/MCU, the chipset utilizes bus clock stretching (holding the SCL line low) during data transmission; where the I2C slave pulls the SCL line low on the 9th clock of every I2C transfer (before the ACK signal). The slave device will not control the clock and

only stretches it until the remote peripheral has responded. The I2C master must support clock stretching to operate with the DS90UB913A/914A chipset.

7.5.5 ID[x] Address Decoder on the Serializer

The ID[x] pin on the Serializer is used to decode and set the physical slave address of the Serializer (I2C only) to allow up to five devices on the bus connected to the Serializer using only a single pin. The pin sets one of the 6 possible addresses for each Serializer device. The pin must be pulled to V_{DD_n} (1.8 V, not V_{DDIO}) with a 10-k Ω resistor and a pull-down resistor (R_{ID}) of the recommended value to set the physical device address. The recommended maximum resistor tolerance is 1%.



Copyright © 2016, Texas Instruments Incorporated

図 7-14. ID[x] Address Decoder on the Serializer

IDX Setting — DS90UB913A-Q1 SERIALIZER **MINIMUM MAXIMUM** SUGGESTED SUGGESTED Address 8-bit RATIO (VIDX/ RATIO (VIDX/ R₃ RESISTOR R₄ RESISTOR Address 7-bit 0 appended VALUE (kΩ) $V_{(VDD_n)}$ VALUE (kΩ) (WRITE) $V_{(VDD_n)}$ Open 0 0x58 0xB0 0.114 0.186 10 2 0x59 0xB2 0.297 0.347 10 4.7 0x5A 0xB4 10 8.2 0x5B 0.436 0.464 0xB6 0.608 0.564 10 14 0x5C 0xB8 0.742 1.0 100 0x5D 0xBA 10

表 7-6. IDX Setting for DS90UB913A-Q1 Serializer


7.5.6 Multiple Device Addressing

Some applications require multiple camera devices with the same fixed address to be accessed on the same I2C bus. The DS90UB913A provides slave ID matching/aliasing to generate different target slave addresses when connecting more than two identical devices together on the same bus. This allows the slave devices to be independently addressed. Each device connected to the bus is addressable through a unique ID by programming of the Slave alias register on Deserializer. This will remap the Slave alias address to the target SLAVE_ID address; up to 8 ID Alias's are supported in sensor mode when slaves are attached to the DS90UB913A serializer. In display mode, when the external slaves are at the deserializer the DS90UB913A supports one ID Alias. The ECU Controller must keep track of the list of I2C peripherals in order to properly address the target device.

See \boxtimes 7-15 for an example of this function.

- ECU is the I2C master and has an I2C master interface
- The I2C interfaces in DES A and DES B are both slave interfaces
- · The I2C protocol is bridged from DES A to SER A and from DES B to SER B
- The I2C interfaces in SER A and SER B are both master interfaces

If master controller transmits I2C slave 0xA0, DES A (address 0xC0), with pass through enabled, will forward the transaction to remote Camera A. If the controller transmits slave address 0xA4, the DES B 0xC2 will recognize that 0xA4 is mapped to 0xA0 and will be transmitted to the remote Camera B. If controller sends command to address 0xA6, the DES B (address 0xC2), with pass through enabled, will forward the transaction to slave device 0xA2.



Copyright © 2016, Texas Instruments Incorporated

図 7-15. Multiple Device Addressing

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



7.6 Register Maps

In the register definitions under the TYPE and DEFAULT heading, the following definitions apply:

- R = Read only access
- R/W = Read / Write access
- R/RC = Read only access, Read to Clear
- (R/W)/SC = Read / Write access, Self-Clearing bit
- (R/W)/S = Read / Write access, Set based on strap pin configuration at startup
- LL = Latched Low and held until read
- LH = Latched High and held until read
- S = Set based on strap pin configuration at startup

表 7-7. DS90UB913A-Q1 Control Registers⁽⁶⁾

Addr (Hex)	Name	Bits	Field	TYPE	Default	Description	
	IOC Devices ID	7:1	DEVICE ID	R/W	0xB0'h	7-bit address of Serializer (0x58'h default). This field does not auto update IDX strapped address.	
0x00	I2C Device ID	0	Serializer ID SEL	R/VV	(1011_0000'b	0: Device ID is from ID[x]. 1: Register I2C Device ID overrides ID[x].	
		7	RSVD	R/W	0	Reserved.	
		6	RDS	R/W	0	Digital Output Drive Strength. 1: High Drive Strength. 0: Low Drive Strength.	
		5	V _{DDIO} Control	R/W	1	Auto Voltage Control. 1: Enable. 0: Disable.	
		4	V _{DDIO} MODE	R/W	1	V _{DDIO} Voltage set. 1: V _{DDIO} = 3.3 V. 0: V _{DDIO} = 1.8 V.	
0x01	Power and Reset	3	ANAPWDN	R/W	0	This register can be set only through local I2C access. 1: Analog power down. Powers down the analog block in the Serializer. 0: No effect.	
		2	RSVD	R/W	0	Reserved.	
		1	DIGITAL RESET1	R/W	0	Resets the digital block except for register values. Does not affect device I2C Bus or Device ID. This bit is self-clearing. Normal Operation.	
	0	0	DIGITAL RESET0	R/W	0	Digital Reset, resets the entire digital block including all register values. This bit is self-clearing. Normal Operation.	
0x02	Reserved						



Addr (Hex)	Name	Bits	Field	TYPE	Default	Description			
		7	RX CRC Checker Enable	R/W	1	Back-channel CRC checker enable 1: Enable 0: Disable			
		6	TX Parity Generator Enable	R/W	1	Forward channel parity generator enable. 1: Enable 0: Disable			
		5	CRC Error Reset	R/W	0	Clear CRC error counters This bit is NOT self-clearing. 1: Clear counters 0: Normal operation			
		4	I2C Remote Write Auto Acknowledge	R/W	0	Automatically acknowledge I2C remote write The mode works when the system is LOCKed. 1: Enable: When enabled, I2C writes to the deserializer (or any remote I2C Slave, if I2C PASS ALL is enabled) are immediately acknowledged without waiting for the deserializer to acknowledge the write. The accesses are then remapped to address specified in 0x06. 0: Disable			
0x03	General Configuration	3	I2C Pass-Through All	R/W	0	1: Enable Forward Control Channel pass-through of all I2C accesses to I2C IDs that do not match the serializer I2C ID. The I2C accesses are then remapped to address specified in register 0x06. 0: Enable Forward Control Channel pass-through only of I2C accesses to I2C IDs matching either the remote deserializer ID or the remote I2C IDs.			
		2	I2C Pass-Through	R/W	1	I2C Pass-through mode 1: Pass-through enabled. DES alias 0x07 and slave alias 0x09 0: Pass-through disabled			
				1	1	OV_CLK2PLL	R/W	0	1:Enabled: When enabled this register overrides the clock to PLL mode (External Oscillator mode or Direct PCLK mode) defined through MODE pin and allows selection through register 0x35 in the serializer. 0: Disabled: When disabled, Clock to PLL mode (External Oscillator mode or Direct PCLK mode) is defined through MODE pin on the Serializer.
		0	TRFB	R/W	1	Pixel clock edge select 1: Parallel interface data is strobed on the rising clock edge 0: Parallel interface data is strobed on the falling clock edge			
0x04	Reserved.								



Addr (Hex)	Name	Bits	Field	TYPE	Default	Description
		7	RSVD	R/W	0	Reserved.
		6	RSVD	R/W	0	Reserved.
		5	MODE_ OVERRIDE	R/W	0	Allows overriding mode select bits coming from back-channel. 1: Overrides MODE select bits. 0: Does not override MODE select bits.
		4	MODE_UP_ TO_DATE	R	0	Status of mode select from Deserializer is up-to-date. Status is NOT up-to-date.
		3	Pin_MODE_ 12-bit High Frequency	R	0	1: 12-bit high frequency mode is selected. 0: 12-bit high frequency mode is not selected.
0x05	Mode Select	2	Pin_MODE_ 10-bit mode	R	0	1: 10-bit mode is selected. 0: 10-bit mode is not selected.
		1	TX_MODE_12b	R/W	0	Selects 12 bit data-bus. This bit changes the Tx mode settings if MODE_OVERRIDE is SET 0x05[5] = 1. 1: Enables 12 bit HF mode 0: Disables 12 bit HF mode Note: This bit changes mode settings on TX. When TX_MODE_12b is set TX_MODE_10b must be cleared; 0x05[1:0] = 10.
		0	TX_MODE_10b	R/W	0	Selects 10 bit data-bus. This bit changes the Tx mode settings if MODE_OVERRIDE is SET 0x05[5] = 1. 1: Enables 10b mode 0: Disables 10b mode Note: This bit changes mode settings on TX. When TX_MODE_10b is set TX_MODE_12b must be cleared; 0x05[1:0] = 01.
0x06	DES ID	7:1	Deserializer Device ID	R/W	0x00'h	7-bit Deserializer Device ID Configures the I2C Slave ID of the remote Deserializer . A value of 0 in this field disables I2C access to the remote Deserializer . This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but should also assert the FREEZE DEVICE ID bit to prevent overwriting by the Bidirectional Control Channel.
		0	Freeze Device ID	R/W	0	Prevents auto-loading of the Deserializer Device ID by the bidirectional control channel. The ID will be frozen at the value written. Update.
0x07	DES Alias	7:1	Deserializer ALIAS ID	R/W	0x00	7-bit remote <i>deserializer</i> device alias ID Configures the decoder for detecting transactions designated for an I2C <i>deserializer</i> device. The transaction is remapped to the address specified in the DES ID register. A value of 0 in this field disables access to the remote <i>deserializer</i> .
		0	RSVD	R/W	0	Reserved
0x08	SlaveID	7:1	SLAVE ID	R/W	0x00'h	7-bit Remote Slave Device ID Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer . If an I2C transaction is addressed to the Slave Alias ID, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer and then to remote slave. A value of 0 in this field disables access to the remote I2C slave.
		0	RSVD	R/W	0	Reserved.



Addr	Name	Bits	Field	TYPE	Default	Description
0x09	Slave Alias	7:1	SLAVE ALIAS ID	R/W	0x00'h	7-bit Remote Slave Device Alias ID Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer . The transaction will be remapped to the address specified in the Slave ID register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x0A	CRC Errors	7:0	CRC Error Byte 0	R	0x00'h	Number of back-channel CRC errors during normal operation. Least Significant byte.
0x0B	CRC Errors	7:0	CRC Error Byte 1	R	0x00'h	Number of back-channel CRC errors during normal operation. Most Significant byte.
		7:5	Rev-ID	R	0x0'h	Revision ID. 0x0: Production Revision ID.
		4	RX Lock Detect	R	0	1: RX LOCKED. 0: RX not LOCKED.
		3	BIST CRC Error Status	R	0	1: CRC errors in BIST mode. 0: No CRC errors in BIST mode.
		2	PCLK Detect	R	0	1: Valid PCLK detected. 0: Valid PCLK not detected.
0x0C	General Status	1	DES Error	R	0	CRC error is detected during communication with Deserializer. This bit is cleared upon loss of link or assertion of CRC ERROR RESET in register 0x03[5]. No effect.
		0	LINK Detect	R	0	1: Cable link detected. 0: Cable link not detected. This includes any of the following faults: — Cable Open. — '+' and '-' shorted. — Short to GND. — Short to battery.
		7	GPO1 Output Value	R/W	0	Local GPIO Output Value. This value is output on the GPIO pin when the GPIO function is enabled. The local GPIO direction is Output, and remote GPIO control is disabled.
		6	GPO1 Remote Enable	R/W	1	Remote GPIO Control. 1: Enable GPIO control from remote Deserializer. The GPIO pin needs to be an output, and the value is received from the remote Deserializer. 0: Disable GPIO control from remote Deserializer.
		5	RSVD	R/W	0	Reserved.
0x0D	GPO[0] and GPO[1]	4	GPO1 Enable	R/W	1	1: GPIO enable. 0: Tri-state.
OXOD	Configuration	3	GPO0 Output Value	R/W	0	Local GPIO Output Value. This value is output on the GPIO pin when the GPIO function is enabled. The local GPIO direction is Output, and remote GPIO control is disabled.
		2	GPO0 Remote Enable	R/W	1	Remote GPIO Control. 1: Enable GPIO control from remote Deserializer. The GPIO pin needs to be an output, and the value is received from the remote Deserializer. 0: Disable GPIO control from remote Deserializer.
		1	RSVD	R/W	0	Reserved.
		0	GPO0 Enable	R/W	1	1: GPIO enable. 0: Tri-state.



Addr (Hex)	Name	Bits	Field	TYPE	Default	Description
		7	GPO3 Output Value	R/W	0	Local GPIO Output Value. This value is output on the GPIO pin when the GPIO function is enabled. The local GPIO direction is Output, and remote GPIO control is disabled.
		6	GPO3 Remote Enable	R/W	0	Remote GPIO Control. 1: Enable GPIO control from remote Deserializer. The GPIO pin needs to be an output, and the value is received from the remote Deserializer. 0: Disable GPIO control from remote Deserializer.
		5	GPO3 Direction	R/W	1	1: Input. 0: Output.
0x0E	GPO[2] and GPO[3]	4	GPO3 Enable	R/W	1	1: GPIO enable. 0: Tri-state.
	Configuration 3	3	GPO2 Output Value	R/W	0	Local GPIO Output Value. This value is output on the GPIO pin when the GPIO function is enabled. The local GPIO direction is Output, and remote GPIO control is disabled.
		2	GPO2 Remote Enable	R/W	1	Remote GPIO Control. 1: Enable GPIO control from remote Deserializer. The GPIO pin needs to be an output, and the value is received from the remote Deserializer. 0: Disable GPIO control from remote Deserializer.
		1	RSVD	R/W	0	Reserved.
		0	GPO2 Enable	R/W	1	1: GPIO enable. 0: Tri-state.
		7:5	RSVD	R	0x0'h	Reserved.
		4:3	SDA Output Delay	R/W	00	SDA Output Delay This field configures output delay on the SDA output. Setting this value will increase output delay in units of 50ns. Nominal output delay values for SCL to SDA are: 00: ~350 ns 01: ~400 ns 10: ~450 ns 11: ~500 ns
0x0F	I2C Master Config	2	Local Write Disable	R/W	0	Disable Remote Writes to Local Registers Setting this bit to a 1 will prevent remote writes to local device registers from across the control channel. This prevents writes to the Serializer registers from an I2C master attached to the Deserializer. Setting this bit does not affect remote access to I2C slaves at the Serializer.
		1	I2C Bus Timer Speed up	R/W	0	Speed up I2C Bus Watchdog Timer. 1: Watchdog Timer expires after approximately 50 microseconds. 0: Watchdog Timer expires after approximately 1 second.
		0	I2C Bus Timer Disable	R/W	0	1. Disable I2C Bus Watchdog Timer When the I2C Watchdog Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 second, the I2C bus will assumed to be free. If SDA is low and no signaling occurs, the device will attempt to clear the bus by driving 9 clocks on SCL. 0: No effect.



Addr						ters ⁽⁰⁾ (continued)
(Hex)	Name	Bits	Field	TYPE	Default	Description
		7	RSVD	R/W	0	Reserved.
0x10	I2C Control	6:4	SDA Hold Time	R/W	0x1'h	Internal SDA Hold Time. This field configures the amount of internal hold time provided for the SDA input relative to the SCL input. Units are 50 ns.
		3:0	I2C Filter Depth	R/W	0x7'h	I2C Glitch Filter Depth. This field configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 10 ns.
0x11 \$	SCL High Time	7:0	SCL High Time	R/W	0x82'h	I2C Master SCL High Time This field configures the high pulse width of the SCL output when the Serializer is the Master on the local I2C bus. Units are 50 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum (4 μs + 1 μs of rise time for cases where rise time is very fast) SCL high time with the internal oscillator clock running at 26 MHz rather than the nominal 20 MHz.
0x12 S	SCL LOW Time	7:0	SCL Low Time	R/W	0x82'h	I2C SCL Low Time This field configures the low pulse width of the SCL output when the Serializer is the Master on the local I2C bus. This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 50 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum (4.7 µs + 0.3 µs of fall time for cases where fall time is very fast) SCL low time with the internal oscillator clock running at 26MHz rather than the nominal 20MHz.
0x13 G	General Purpose Control	7:0	GPCR[7:0]	R/W	0x00'h	1: High. 0: Low.
		7:5	RSVD	R	0x0'h	Reserved.
		4:3	RSVD	R/W	0x0'h	Reserved.
0x14	BIST Control	2:1	Clock Source	R/W	0x0'h	Allows choosing different OSC clock frequencies for forward channel frame. OSC Clock Frequency in Functional Mode when OSC mode is selected or when the selected clock source is not present, for example, missing PCLK/ External Oscillator. See 表 7-3 for oscillator clock frequencies when PCLK/ External Clock is missing.
		0	RSVD	R/W	0	Reserved.
0x15 - 0x1D	1				Reserved.	
		7:1	BCC Watchdog	R/W	0x7F'h	The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time. This field sets the
0x1E E	BCC Watchdog Control	7.1	Timer		(111_111'b)	Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0.
0x1E	•	0	BCC Watchdog Timer Disable	R/W	(111_1111'b) 0	Bidirectional Control Channel Watchdog Timeout value
0x1E	•		BCC Watchdog	R/W		Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. 1: Disables BCC Watchdog Timer operation.
0x1F -	•		BCC Watchdog	R/W	0	Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. 1: Disables BCC Watchdog Timer operation.
0x1F - 0x26	Control	0	BCC Watchdog Timer Disable		0 Reserved	Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. 1: Disables BCC Watchdog Timer operation. 0: Enables BCC Watchdog Timer operation.
0x1F - 0x26	Control Analog Power	7:6	BCC Watchdog Timer Disable	R	0 Reserved	Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. 1: Disables BCC Watchdog Timer operation. 0: Enables BCC Watchdog Timer operation. Reserved 1: Power down forward channel PLL
0x1F - 0x26	Control	7:6 5	BCC Watchdog Timer Disable Reserved Power Down PLL	R RW	0 Reserved 0 0	Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. 1: Disables BCC Watchdog Timer operation. 0: Enables BCC Watchdog Timer operation. Reserved 1: Power down forward channel PLL 0: Normal operation



表 7-7. DS90UB913A-Q1 Control Registers⁽⁶⁾ (continued)

Addr						sters (continued)
(Hex)	Name	Bits	Field	TYPE	Default	Description
0x28		•			Reserved	
		7:6	RSVD	R/W	0x0	Reserved
0x29	OSC Divider	5	OSC Divider	R/W	0	Selects the OSC frequency to drive out on GPO2 in external oscillator mode. 0: Divide by 2 (default) 1: Divide by 4
		4:0	RSVD	R/W	0x06	Reserved
0x2A	CRC Errors	7:0	BIST Mode CRC Errors Count	R	0x00'h	Number of CRC Errors in the back channel when in BIST mode.
0x2B - 0x2C					Reserved.	
		7	Force Forward Channel Error	R/W	0	Forces 1 (one) error over forward channel frame in normal operating mode. Self clearing bit. No error.
0x2D	Inject Forward Channel Error	6:0	Force BIST Error	R/W	0x00'h	N: Forces N number of errors in BIST mode. This register MUST be set BEFORE BIST mode is enabled. BIST Error Count Register on the deserializer (i.e. 0x25 on 914A device) should be read AFTER BIST mode is disabled for the correct number of errors incurred while in BIST mode. 0: No error.
0x2E - 0x34					Reserved.	
		7:4	RSVD	R/W	0x0'h	Reserved.
		3	PIN_LOCK to External Oscillator	R	0	Status of mode select pin. 1: Indicates External Oscillator mode is selected by mode-resistor. 0: External Oscillator mode is not selected by mode-resistor.
	PLL Clock	2	RSVD	R	0	Reserved.
0x35	Overwrite	1	LOCK to External Oscillator	R/W	0	Affects only when 0x03[1]=1 (OV_CLK2PLL) and 0x35[0]=0. 1: Routes GPO3 directly to PLL. 0: Allows PLL to lock to PCLK.
		0	LOCK2OSC	R/W	1	Affects only when 0x03[1]=1 (OV_CLK2PLL). 1: Allows internal OSC clock to feed into PLL. 0: Allows PLL to lock to either PCLK or external clock from GPO3.

Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DS90UB913A was designed as a serializer to support automotive camera designs. Automotive cameras are often located in remote positions such as bumpers or trunk lids, and a major component of the system cost is the wiring. For this reason it is desirable to minimize the wiring to the camera. This chipset allows the video data, along with a bidirectional control channel, and power to all be sent over a single coaxial cable. The chipset is also able to transmit over STP and is pin-to-pin/backwards compatible with the DS90UB913Q.

8.1.1 Power Over Coax

See application report Sending Power over Coax in DS90UB913A Designs for more details.

8.1.2 Power-Up Requirements and PDB Pin

Clarified PDB voltage level for t3 and t4 in Power-Up Sequencing from 90% VPDB to PDB VIH

Transition of the PDB pin from LOW to HIGH must occur after the V_{VDDIO} and V_{VDD_n} supplies have reached their required operating voltage levels. Direct control of the PDB timing by processor GPIO is recommended if possible. When direct control of PDB is not available, the PDB pin can be tied to the power supply rail with an RC filter network to help ensure proper power up timing. GPO2 should be low when PDB goes high. Timing constraints are noted in \boxtimes 8-1 and \bigotimes 8-1. Please refer to $\textcircled{\text{PDB}}$ 7.3.8 for device operation when powered down.

If GPO2 state is not determined when PDB goes high, DS90UB913A registers must be programmed to configure the transmission mode. Mode Select register 0x05[5] must be set to 1 and register 0x05 bit 1 and 0 are to be selected based on desired 12-bit or 10-bit transmit data format.

Common applications will tie the V_{DDIO} and V_{DD_n} supplies to the same power source of 1.8 V typically. This is an acceptable method for ramping the V_{DDIO} and V_{DD_n} supplies. The main constraint here is that the V_{DD_n} supply does not lead in ramping before the V_{DDIO} system supply. This is noted in \boxtimes 8-1 with the requirement of $t_1 \ge 0$. V_{DDIO} should reach the expected operating voltage earlier than V_{DD_n} or at the same time.






図 8-1. Suggested Power-Up Sequencing




SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	TYP MAX	Units
t ₀	V _(VDDIO) rise time	10% to 90% of nominal voltage on rising edge. Monotonic signal ramp is required	0.05	5	ms
t ₁	V _(VDDIO) to V _(VDD_n) delay	10% of rising edge (V _(VDDIO)) to 10% of rising edge (V _(VDD_n))	0		ms
t ₂	$V_{(VDD_n)}$ rise time	10% to 90% of nominal voltage on rising edge. Monotonic signal ramp is required. V _{PDB} < 10% of V _(VDDIO)	0.05	5	ms
t ₃ *	V _(VDD_n) to PDB V _{IH} delay	90% rising edge $(V_{(VDD_n)})$ to PDB V_{IH}	0	16	ms
t ₄	PDB to GPO2 delay	PDB V _{IH} to 10% of rising edge (GPO2)	1.3		ms

- * If timing constraint t_3 cannot be assured, the following programming steps should be issued to the DS90UB913A-Q1 via local I2C control (not via remote back channel). These programming steps should be completed > 10ms after the power sequence is complete (V_{PDB} > PDB V_{IH}) with no delay between write commands. This step will cause a brief restart of the forward channel output:
- Write Register 0x27 = 0x28
- Write Register 0x27 = 0x20
- Write Register 0x27 = 0x00


8.1.3 AC Coupling

The SER/DES supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme. External AC-coupling capacitors must be placed in series in the FPD-Link III signal path as illustrated in \boxtimes 8-2. For applications utilizing single-ended 50- Ω coaxial cable, the unused data pin (DOUT–, RIN–) should utilize a 0.047- μ F capacitor and should be terminated with a 50- Ω resistor. For high-speed FPD–Link III transmissions, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics.



Copyright © 2016, Texas Instruments Incorporated

図 8-2. AC-Coupled Connection (STP)



Copyright © 2016, Texas Instruments Incorporated

図 8-3. AC-Coupled Connection (Coaxial)


8.1.4 Transmission Media

The DS90UB913A/914A chipset is intended to be used in a point-to-point configuration through a shielded coaxial cable. The Serializer and Deserializer provide internal termination to minimize impedance discontinuities. The interconnect (cable and connectors) should have a differential impedance of $100~\Omega$, or a single-ended impedance of $50~\Omega$. The maximum length of cable that can be used is dependent on the quality of the cable (gauge, impedance), connector, board(discontinuities, power plane), the electrical environment (for example, power stability, ground noise, input clock jitter, PCLK frequency, etc). The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential eye opening of the serial data stream. A differential probe should be used to measure across the termination resistor at the CMLOUTP/N pins.

Please refer to *Cable Requirements for the DS90UB913A & DS90UB914A* or contact TI for a channel specification regarding cable loss parameters and further details on adaptive equalizer loss compensation.

8.2 Typical Applications

8.2.1 Coax Application



Copyright © 2016, Texas Instruments Incorporated

図 8-4. Coax Application Block Diagram



8.2.1.1 Design Requirements


For the typical coax design applications, use the following as input parameters:

表 8-2. Coax Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{DDIO}	1.8 V, 2.8 V, or 3.3 V
V_{DD_n}	1.8 V
AC Coupling Capacitors for DOUT±	0.1 μF, 0.047 μF (For the unused data pin, DOUT-)
PCLK Frequency	50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100 MHz (10-bit)

8.2.1.2 Detailed Design Procedure


☑ 8-5 shows the typical connection of a DS90UB913A-Q1 Serializer using a coax interface.




Copyright © 2016, Texas Instruments Incorporated

図 8-5. DS90UB913A-Q1 Typical Connection Diagram — Pin Control (Coax)

8.2.1.3 Application Curves



8.2.2 STP Application



Copyright © 2016, Texas Instruments Incorporated

図 8-8. STP Application Block Diagram



8.2.2.1 Design Requirements


For the typical STP design applications, use the following as input parameters

表 8-3. STP Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{DDIO}	1.8 V, 2.8 V, or 3.3 V
V_{DD_n}	1.8 V
AC Coupling Capacitors for DOUT±	0.1 μF
PCLK Frequency	50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100 MHz (10-bit)

8.2.2.2 Detailed Design Procedure


☑ 8-9 shows a typical connection of a DS90UB913A-Q1 Serializer using an STP interface.



Copyright © 2016, Texas Instruments Incorporated

図 8-9. DS90UB913A-Q1 Typical Connection Diagram — Pin Control (STP)

8.2.2.3 Application Curves



Power Supply Recommendations

This device is designed to operate from an input core voltage supply of 1.8 V. Some devices provide separate power and ground terminals for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Terminal description tables typically provide guidance on which circuit blocks are connected to which power terminal pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs. The voltage applied on $V_{\rm DDIO}$ (1.8 V, 2.8 V, 3.3 V) or other power supplies making up $V_{\rm DDIO}$ (1.8 V) should be at the input pin - any board level DC drop should be compensated (i.e. ferrite beads in the path of the power supply rails).

8 Layout

8.1 Layout Guidelines

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 µF to 0.1 µF. Tantalum capacitors may be in the 2.2-µF to 10-µF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50-µF to 100-µF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential lines of $100~\Omega$ are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the WQFN style package is provided in TI Application Note: AN-1187 Leadless Leadframe Package (LLP) (SNOA401).

8.1.1 Interconnect Guidelines

See AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines (SNLA008) for full details.

- Use 100 Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
 - - S = space between the pair
 - - 2S = space between pairs
 - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500 Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the Texas Instrument web site at: www.ti.com/lvds.

8.2 Layout Example

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown below:




図 8-1. No Pullback WQFN, Single Row Reference Diagram

表 8-1. No Pullback WQFN Stencil Aperture Summary for DS90UB913A-Q1

DEVICE	PIN COUNT	MKT DWG	PCB I/O PAD SIZE (mm)	PCB PITCH (mm)	PCB DAP SIZE(mm)	STENCIL I/O APERTURE (mm)	STENCIL DAP APERTURE (mm)	NUMBER OF DAP APERTURE OPENINGS	GAP BETWEEN DAP APERTURE (Dim A mm)
DS90UB913A-Q1	32	RTV	0.25 x 0.6	0.5	3.1 x 3.1	0.25 x 0.7	1.4 x 1.4	4	0.2






図 8-2. DS90UB913A-Q1 Serializer Example Layout

The following PCB layout examples are derived from the layout design of the DS90UB913A-Q1 Evaluation Module (DS90UB913A-CXEVM and DS90UB914A-CXEVM REV A User's Guide). These graphics and additional layout description are used to demonstrate both proper routing and proper solder techniques when designing in this Serializer.



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- DS90UB913A-CXEVM & DS90UB914A-CXEVM REV A User's Guide (SNLU135)
- I2C over DS90UB913/4 FPD-Link III with Bidirectional Control Channel (SNLA222)
- Sending Power Over Coax in DS90UB913A Designs (SNOA549)
- FPD-Link Learning Center
- I2C Bus Pullup Resistor Calculation (SLVA689)
- Soldering Specifications Application Report (SNOA549)
- IC Package Thermal Metrics Application Report (SPRA953)
- Leadless Leadframe Package (LLP) Application Report (SNOA401)
- LVDS Owner's Manual (SNLA187)
- Cable Requirements for the DS90UB913A & DS90UB914A (SNLA229)
- An EMC/EMI System-Design and Testing Methodology for FPD-Link III SerDes (SLYT719)
- Ten Tips for Successfully Designing with Automotive EMC/EMI Requirements (SLYT636)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

9.4 Trademarks

すべての商標は、それぞれの所有者に帰属します。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS90UB913ATRTVJQ1	ACTIVE	WQFN	RTV	32	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB913AQ	Samples
DS90UB913ATRTVRQ1	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB913AQ	Samples
DS90UB913ATRTVTQ1	ACTIVE	WQFN	RTV	32	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB913AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90UB913ATRTVJQ1	WQFN	RTV	32	2500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
DS90UB913ATRTVRQ1	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
DS90UB913ATRTVTQ1	WQFN	RTV	32	250	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1



www.ti.com 13-May-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90UB913ATRTVJQ1	WQFN	RTV	32	2500	356.0	356.0	36.0
DS90UB913ATRTVRQ1	WQFN	RTV	32	1000	208.0	191.0	35.0
DS90UB913ATRTVTQ1	WQFN	RTV	32	250	208.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated