


CSD88584Q5DC 40V ハーフ・ブリッジ NexFET™ パワー・ブロック

1 特長

- ・ ハーフ・ブリッジ・パワー・ブロック
- ・ 高密度 SON、占有面積 5mm × 6mm
- ・ 低い $R_{DS(ON)}$ により伝導損失を最小化
 - 35A において P_{LOSS} 2.4W
- ・ 放熱特性の優れた DualCool™ パッケージ
- ・ インダクタンスの非常に低いパッケージ
- ・ RoHS に準拠
- ・ ハロゲン不使用
- ・ 鉛フリーの端子メッキ処理

2 アプリケーション

- ・ ブラシレス DC モータ制御用の三相ブリッジ
- ・ 最大 8 バッテリーの電動工具
- ・ その他ハーフおよびフル・ブリッジ・トポロジ




Copyright © 2017, Texas Instruments Incorporated

パワー・ブロックの回路図


3 概要

CSD88584Q5DC 40V パワー・ブロックは、手持ち式工具、コードレス・ガーデン・ツール、電動工具など大電流のモータ制御アプリケーションに最適化された設計です。このデバイスは、テキサス・インスツルメンツの特許取得済みの積層ダイ・テクノロジーを活用し、寄生インダクタンスを最小化するとともに、省スペースで放熱特性の優れた DualCool™ 5mm × 6mm パッケージで完全なハーフ・ブリッジを提供します。このパワー・ブロック・デバイスは金属の上面が露出しており、パッケージの上面から熱を引き出し、基板から逃がすための簡単なヒート・シンクとして機能するため、多くのモータ制御用途で要求される大電流において優れた放熱性能を発揮します。




製品情報

デバイス	数量	メディア	パッケージ	出荷形態
CSD88584Q5DC	2500	13 インチ・リール	SON 5.00mm × 6.00mm	テープおよびリール
CSD88584Q5DCT	250	7 インチ・リール	プラスチック・パッケージ	



Copyright © 2018, Texas Instruments Incorporated

回路例



電力損失と出力電流との関係



Table of Contents

1 特長	1	6.4 Safe Operating Area (SOA) Curve.....	14
2 アプリケーション	1	6.5 Normalized Power Loss Curves.....	14
3 概要	1	6.6 Design Example – Regulate Current to Maintain Safe Operation.....	14
4 Revision History	2	6.7 Design Example – Regulate Board and Case Temperature to Maintain Safe Operation.....	15
5 Specifications	3	7 Layout	17
5.1 Absolute Maximum Ratings ⁽¹⁾	3	7.1 Layout Guidelines.....	17
5.2 Recommended Operating Conditions.....	3	7.2 Layout Example.....	19
5.3 Power Block Performance.....	3	8 Device and Documentation Support	20
5.4 Thermal Information.....	3	8.1 ドキュメントの更新通知を受け取る方法.....	20
5.5 Electrical Characteristics.....	4	8.2 サポート・リソース.....	20
5.6 Typical Power Block Device Characteristics.....	6	8.3 Trademarks.....	20
5.7 Typical Power Block MOSFET Characteristics.....	8	8.4 静電気放電に関する注意事項.....	20
6 Application and Implementation	10	8.5 用語集.....	20
6.1 Application Information.....	10	9 Mechanical, Packaging, and Orderable Information	21
6.2 Brushless DC Motor With Trapezoidal Control.....	11		
6.3 Power Loss Curves.....	13		

4 Revision History

Changes from Revision C (January 2018) to Revision D (December 2018)	Page
• Updated current sense resistor description in applications section	17

Changes from Revision * (May 2017) to Revision A (May 2017)	Page
• 「回路例」の図でゲート・ドライバの部品番号を更新	1

Changes from Revision A (May 2017) to Revision B (September 2017)	Page
• Updated 図 5-3 to extend to 50 A.....	6

Changes from Revision B (September 2017) to Revision C (January 2018)	Page
• 「電力損失と出力電流との関係 図 3-1 」プロットで、 $V_{DD} = 10V$ を $V_{GS} = 10V$ に変更	1
• Changed V_{DD} to V_{GS} in sections <i>Recommended Operating Conditions</i> , <i>Block Performance</i> , & <i>Typical Power Block Device Characteristics</i>	3
• Changed I_{DSS} test condition from 20 V to 32 V in the <i>Electrical Characteristics</i> table.....	4

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

T_J = 25°C (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
Voltage	V _{IN} to P _{GND}	−0.8	40	V
	V _{SW} to P _{GND}	−0.3	40	
	GH to SH	−20	20	
	GL to P _{GND}	−20	20	
Pulsed current rating, I _{DM} ⁽²⁾			400	A
Power dissipation, P _D			12	W
Avalanche energy, E _{AS}	High-side FET, I _D = 103 A, L = 0.1 mH		525	mJ
	Low-side FET, I _D = 103 A, L = 0.1 mH		525	
Operating junction temperature, T _J		−55	150	°C
Storage temperature, T _{stg}		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Single FET conduction, max R_{θJC} = 1.1°C/W, pulse duration ≤ 100 μs, single pulse.

5.2 Recommended Operating Conditions

T_J = 25°C (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{GS} Gate drive voltage		4.5	16	V
V _{IN} Input supply voltage ⁽¹⁾			36	V
f _{SW} Switching frequency	C _{BST} = 0.1 μF (min)	5	50	kHz
I _{OUT} RMS motor winding current			50	A
T _J Operating temperature			125	°C

- (1) Up to 32-V input use one capacitor per phase, MLCC 10 nF, 100 V, X7S, 0402, PN: C1005X7S2A103K050BB from V_{IN} to GND return. Between 32-V to 36-V input operation, add RC switch-node snubber as described in the [セクション 7.1.1](#) section of this data sheet.

5.3 Power Block Performance

T_J = 25°C (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
P _{LOSS} Power loss ⁽¹⁾	V _{IN} = 24 V, V _{GS} = 10 V, I _{OUT} = 35 A, f _{SW} = 20 kHz, T _J = 25°C, duty cycle = 50%, L = 480 μH		2.4		W
P _{LOSS} Power loss	V _{IN} = 24 V, V _{GS} = 10 V, I _{OUT} = 35 A, f _{SW} = 20 kHz, T _J = 125°C, duty cycle = 50%, L = 480 μH		3.5		W

- (1) Measurement made with eight 10-μF, 50-V, ±10% X5R (TDK C3225X5R1H106K250AB or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using UCC27210DDAR 100-V, 4-A driver IC.

5.4 Thermal Information

T_J = 25°C (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJA}	Junction-to-ambient thermal resistance (min Cu) ⁽²⁾			125	°C/W
	Junction-to-ambient thermal resistance (max Cu) ^{(2) (1)}			50	

T_J = 25°C (unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJC}	Junction-to-case thermal resistance (top of package) ⁽²⁾			2.1	°C/W
	Junction-to-case thermal resistance (V _{IN} pin) ⁽²⁾			1.1	

(1) Device mounted on FR4 material with 1-in² (6.45-cm²) Cu.(2) R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R_{θJC} is specified by design while R_{θJA} is determined by the user's board design.


5.5 Electrical Characteristics

T_J = 25°C (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	40			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 32 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.2	1.7	2.3	V
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 4.5 V, I _{DS} = 30 A		1.0	1.5	mΩ
		V _{GS} = 10 V, I _{DS} = 30 A		0.68	0.95	
g _{fs}	Transconductance	V _{DS} = 4 V, I _{DS} = 30 A		149		S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input capacitance	V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz		9540	12400	pF
C _{OSS}	Output capacitance			957	1240	pF
C _{RSS}	Reverse transfer capacitance			474	616	pF
R _G	Series gate resistance			1.0	2.0	Ω
Q _g	Gate charge total (4.5 V)	V _{DS} = 20 V, I _{DS} = 30 A		68	88	nC
Q _g	Gate charge total (10 V)			137	178	nC
Q _{gd}	Gate charge gate-to-drain			26		nC
Q _{gs}	Gate charge gate-to-source			24		nC
Q _{g(th)}	Gate charge at V _{th}			16		nC
Q _{OSS}	Output charge	V _{DS} = 20 V, V _{GS} = 0 V		42		nC
t _{d(on)}	Turnon delay time	V _{DS} = 20 V, V _{GS} = 10 V, I _{DS} = 30 A, R _G = 0 Ω		11		ns
t _r	Rise time			24		ns
t _{d(off)}	Turnoff delay time			53		ns
t _f	Fall time			17		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{DS} = 30 A, V _{GS} = 0 V		0.75	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 20 V, I _F = 30 A, di/dt = 300 A/μs		34		nC
t _{rr}	Reverse recovery time			24		ns



Max $R_{\theta JA}$ = 50°C/W when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA}$ = 125°C/W when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.

5.6 Typical Power Block Device Characteristics

The typical power block system characteristic curves (Figure 5-1 through Figure 5-6) are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 2-oz copper thickness. See Section 6 for detailed explanation. $T_J = 125^\circ\text{C}$, unless stated otherwise.




Figure 5-1. Power Loss vs Output Current




Figure 5-2. Power Loss vs Temperature






Figure 5-3. Typical Safe Operating Area




$V_{IN} = 24\text{ V}$ $V_{GS} = 10\text{ V}$ $L = 480\text{ }\mu\text{H}$
 $I_{OUT} = 50\text{ A}$ D. C. = 50%

图 5-4. Normalized Power Loss vs Switching Frequency



$I_{OUT} = 50\text{ A}$ $V_{GS} = 10\text{ V}$ $L = 480\text{ }\mu\text{H}$
 $f_{SW} = 20\text{ kHz}$ D. C. = 50%

图 5-5. Normalized Power Loss vs Input Voltage



$V_{IN} = 24\text{ V}$ $V_{GS} = 10\text{ V}$ $I_{OUT} = 50\text{ A}$
 $f_{SW} = 20\text{ kHz}$ $L = 480\text{ }\mu\text{H}$

图 5-6. Normalized Power Loss vs Duty Cycle

5.7 Typical Power Block MOSFET Characteristics

$T_J = 25^\circ\text{C}$, unless stated otherwise.




FIG 5-7. Single Pulse Current vs Pulse Duration




FIG 5-8. MOSFET Saturation Characteristics




FIG 5-9. MOSFET Transfer Characteristics




FIG 5-10. MOSFET Gate Charge




FIG 5-11. MOSFET Capacitance







FIG 5-12. Threshold Voltage vs Temperature




5-13. MOSFET $R_{DS(on)}$ vs V_{GS}



5-14. MOSFET Normalized $R_{DS(on)}$ vs Temperature



5-15. MOSFET Body Diode Forward Voltage



5-16. MOSFET Single Pulse Unclamped Inductive Switching

6 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


6.1 Application Information

Historically, battery powered tools have favored brushed DC configurations to spin their primary motors, but more recently, the advantages offered by brushless DC operation (BLDC) operation have brought about the advent of popular designs that favor the latter. Those advantages include, but are not limited to higher efficiency and therefore longer battery life, superior reliability, greater peak torque capability, and smooth operation over a wider range of speeds. However, BLDC designs put increased demand for higher power density and current handling capabilities on the power stage responsible for driving the motor.

The CSD88584Q5DC is part of TI's power block product family and is a highly optimized product designed explicitly for the purpose driving higher current DC motors in power and gardening tools. It incorporates TI's latest generation silicon which has been optimized for low resistance to minimize conduction losses and offer excellent thermal performance. The power block utilizes TI's stacked die technology to offer one complete half bridge vertically integrated into a single 5-mm × 6-mm package with a DualCool exposed metal case. This feature allows the designer to apply a heatsink to the top of the package and pull heat away from the PCB, thus maximizing the power density while reducing the power stage footprint by up to 50%.

6.2 Brushless DC Motor With Trapezoidal Control

The trapezoidal commutation control is simple and has fewer switching losses compared to sinusoidal control.



Copyright © 2017, Texas Instruments Incorporated

FIG 6-1. Functional Block Diagram

The block diagram shown in FIG 6-1 offers a simple instruction of what is required to drive a BLDC motor: one microcontroller, one three-phase driver IC, 3 power blocks (historically 6 power MOSFETs) and 3 Hall effect sensors. The microcontroller responsible for block commutation must always know the rotor orientation or its position relative to the stator coils. This is easily achieved with a brushed DC motor due to the fixed geometry and position of the rotor windings, shaft and commutator.

A three-phase BLDC motor requires three Hall effect sensors or a rotary encoder to detect the rotor position in relation to stator armature windings. Combining these three Hall effect sensors output signals, the microcontroller can determine the proper commutation sequence. The three Hall sensors named A, B, and C are mounted on the stator core at 120° intervals and the stator phase windings are implemented in a star configuration. For every 60° of motor rotation, one Hall sensor changes its state. Based on the Hall sensor outputs code, at the end of each block commutation interval the ampere conductors are commutated to the next position. There are 6 steps needed to complete a full electrical cycle. The number of block commutation cycles to complete a full mechanical rotation is determined by the number of rotor pole pairs.




FIG 6-2. Winding Current Waveforms on a BLDC Motor

FIG 6-2 above shows the three phase motor winding currents i_U , i_V , and i_W when running at 100% duty cycle.

Trapezoidal commutation control offers the following advantages:

- Only two windings in series carry the phase winding current at any time while the third winding is open.
- Only one current sensor is necessary for all 3 windings U, V, and W.
- The position of the current sensor allows the use of low-cost shunt resistors.

However, trapezoidal commutation control has the disadvantage of commutation torque ripple. The current sense on a three-phase inverter can be configured to use a single-shunt or three different sense resistors. For cost sensitive applications targeting sensorless control, the three Hall effect sensors can be replaced with BEMF voltage feedback dividers.

To obtain faster motor rotations and higher revolutions per minute (RPM), shorter periods and higher V_{IN} voltage are necessary. Contrarily, to reduce the rotational speed of the motor, it is necessary to lower the RMS voltage applied across stator windings. This can easily be achieved by modulating the duty cycle, while maintain a constant switching frequency. Frequency for the three-phase inverter chosen is usually low between 10 kHz to 50 kHz to reduce winding losses and to avoid audible noise.

6.3 Power Loss Curves


CSD88584Q5DC was designed to operate up to 7-cell Li-Ion battery voltage applications ranging from 18 V to 32 V, typical 24 V. For 8s, input voltages between 32 V to 36 V, RC snubbers are required for each switch-node U, V, and W. To reduce ringing, refer to the [セクション 7.1.1](#) section. In an effort to simplify the design process, Texas Instruments has provided measured power loss performance curves over a variety of typical conditions.

図 5-1 plots the CSD88584Q5DC power loss as a function of load current. The measured power loss includes both input conversion loss and gate drive loss.

式 1 is used to generate the power loss curve:

$$\text{Power loss (W)} = (V_{\text{IN}} \times I_{\text{IN_SHUNT}}) + (V_{\text{DD}} \times I_{\text{DD_SHUNT}}) - (V_{\text{SW_AVG}} \times I_{\text{OUT}}) \quad (1)$$

The power loss measurements were made on the circuit shown in 図 6-3, power block devices for legs U and V, PB1 and PB2 were disabled by shorting the CSD88584Q5DC high-side and low-side FETs gate-to-source terminals. Current shunt *lin_shunt* provides Input current and *idd_shunt* provides driver supply current measurements. The winding current is measured from the DC load. An averaging circuit provides switch node W equivalent RMS voltage.



Copyright © 2017, Texas Instruments Incorporated

図 6-3. Power Loss Test Circuit

The RMS current on the CSD88584Q5DC device depends on the motor winding current. For trapezoidal control, the MOSFET RMS current is calculated using 式 2.

$$I_{\text{RMS}} = I_{\text{OUT}} \times \sqrt{2} \quad (2)$$

Taking into consideration system tolerances with the current measurement scheme, the inverter design needs to withstand a 20% overload current.

表 6-1. RMS and Overload Current Calculations

Winding RMS Current (A)	CSD88584Q5DC I_{RMS} (A)	Overload $120\% \times I_{\text{RMS}}$ (A)
30	42	51
40	56	68
50	70	85

6.4 Safe Operating Area (SOA) Curve

The SOA curve in [Figure 5-3](#) provide guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. This curve outlines the board and case temperatures required for a given load current. The area under the curve dictates the safe operating area. This curve is based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 2-oz copper thickness.

6.5 Normalized Power Loss Curves

The normalized curves in the CSD88584Q5DC data sheet provide guidance on the power loss and SOA adjustments based on application specific needs. These curves show how the power loss and SOA temperature boundaries will adjust for different operation conditions. The primary Y-axis is the normalized change in power loss while the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the typical power loss. The change in SOA temperature is subtracted from the SOA curve.

6.6 Design Example – Regulate Current to Maintain Safe Operation

If the case and board temperature of the power block are known, the SOA can be used to determine the maximum allowed current that will maintain operation within the safe operating area of the device. The following procedure outlines how to determine the RMS current limit while maintaining operation within the confines of the SOA, assuming the temperatures of the top of the package and PCB directly underneath the part are known.

1. Start at the maximum current of the device on the Y-axis and draw a line from this point at the known top case temperature to the known PCB temperature.
2. Observe where this point intersects the T_X line.
3. At this intersection with the T_X line, draw vertical line until you hit the SOA current limit. This intercept is the maximum allowed current at the corresponding power block PCB and case temperatures.

In the example below, we show how to achieve this for the temperatures $T_C = 124^\circ\text{C}$ and $T_B = 120^\circ\text{C}$. First we draw from 50 A on the Y-axis at 124°C to 120°C on the X-axis. Then, we draw a line up from where this line crosses the T_X line to see that this line intercepts the SOA at 39 A. Thus we can assume if we are measuring a PCB temperature of 124°C , and a top case temperature of 120°C , the power block can handle 39-A RMS, at the normalized conditions. At conditions that differ from those in [Figure 5-1](#), the user may be required to make an SOA temperature adjustment on the T_X line, as shown in the next section.




Figure 6-4. Regulating Current to Maintain Safe Operation

6.7 Design Example – Regulate Board and Case Temperature to Maintain Safe Operation

In the previous example we showed how given the PCB and case temperature, the current of the power block could be limited to ensure operation within the SOA. Conversely, if the current and other application conditions are known, one can determine from the SOA what board or case temperature the user will need to limit their design to. The user can estimate product loss and SOA boundaries by arithmetic means (see [セクション 6.7.1](#) section). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

6.7.1 Operating Conditions

- Winding output current (I_{OUT}) = 40 A
- Input voltage (V_{IN}) = 32 V
- Switching frequency (F_{SW}) = 40 kHz
- Duty cycle (D.C.) = 95%

6.7.2 Calculating Power Loss

- Power loss at 40 A \approx 4.7 W ([図 5-1](#))
- Normalized power loss for switching frequency \approx 1.24 ([図 5-4](#))
- Normalized power loss for input voltage \approx 1.09 ([図 5-5](#))
- Normalized power loss for duty cycle \approx 1.06 ([図 5-6](#))
- **Final calculated power loss = 4.7 W \times 1.24 \times 1.09 \times 1.06 \approx 6.7 W**


6.7.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency \approx 1.7°C ([図 5-4](#))
- SOA adjustment for input voltage \approx 0.6°C ([図 5-5](#))
- SOA adjustment for duty cycle \approx 0.4°C ([図 5-6](#))
- **Final calculated SOA adjustment = 1.7 + 0.6 + 0.4 \approx 2.7°C**

In the [セクション 6.6](#) section above, the estimated power loss of the CSD88584Q5DC would increase to 6.7 W. In addition, the maximum allowable board temperature would have to increase by 2.7°C. In [図 6-5](#), the SOA graph was adjusted accordingly.

1. Start by drawing a horizontal line from the application current (40 A) to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the T_X line.
3. Adjust the intersection point by subtracting the temperature adjustment value.

In this design example, the SOA board/ambient temperature adjustment yields a decrease of allowed junction temperature of 2.7°C from 121.0°C to 118.3°C. Now it is known that the intersection of the case and PCB temperatures on the T_X line must stay below this point. For instance, if the power block case is observed operating at 124°C, the PCB temperature must in turn be kept under 115°C to maintain this crossover point.



⊠ 6-5. Regulate Temperature to Maintain Safe Operation

7 Layout


The two key system-level parameters that can be optimized with proper PCB design are electrical and thermal performance. A proper PCB layout will yield maximum performance in both areas. Below are some tips for how to address each.

7.1 Layout Guidelines

7.1.1 Electrical Performance

The CSD88584Q5DC power block has the ability to switch at voltage rates greater than 1 kV/ μ s. Special care must be then taken with the PCB layout design and placement of the input capacitors; high-current, high dI/dT switching path; current shunt resistors; and GND return planes. As with any high-power inverter operated in hard switching mode, there will be voltage ringing present on the switch nodes U, V, and W. Switch-node ringing appears mainly at the HS FET turnon commutation with positive winding current direction. The U, V, and W phase connections to the BLDC motor can be usually excluded from the ringing behavior since they are subjected to high-peak currents but low dI/dT slew-rates. However, a compact PCB design with short and low-parasitic loop inductances is critical to achieve low ringing and compliance with EMI specifications.

For safe and reliable operation of the three-phase inverter, motor phase currents have to be accurately monitored and reported to the system microcontroller. One current sensor needs to be connected on each motor phase winding U, V, and W. This sensing method is best for current sensing as it provides good accuracy over a wide range of duty cycles, motor torque, and winding currents. Using current sensors is recommended because it is less intrusive to the V_{IN} and GND connections.



Copyright © 2017, Texas Instruments Incorporated

☒ 7-1. Recommended Ringing Reduction Components

However, for cost sensitive applications, current sensors are generally replaced with current sense resistors.

- For designs using the 60-V three-phase smart gate driver DRV8320SRHBR, current sense resistor R_{CS} can be placed between common source terminals for all 3 power block devices CSD88584Q5DC to P_{GND} and measured using an external current sense amplifier as depicted in [Figure 7-1](#) above.
- For designs using the 60-V three-phase gate driver DRV8323RSRGZT, three current sense resistors R_{CS1} , R_{CS2} and R_{CS3} can be used between each CSD88584Q5DC source terminal to GND and measured by the included DRV8323 current sense amplifiers. The three-phase driver IC should be placed as close as possible to the power block gate GL and GH terminals.

Breaking the high-current flow path from the source terminals of the power block to GND by introducing the R_{CS} current shunt resistors introduces parasitic PCB inductance. In the event the switch node waveforms exhibits peak ringing that reaches undesirable levels, the ringing can be reduced by using the following ringing reduction components:

- The use of a high-side gate resistor in series with the GH pin is one effective way to reduce peak ringing. The recommended HS FET gate resistor value will range between 4.7 Ω to 10 Ω depending on the driver IC output characteristics used in conjunction with the power block device. The low-side FET gate pin GL should connect directly to the driver IC output to avoid any parasitic cdV/dT turnon effect.
- Low inductance MLCC caps C4, C5, and C6 can be used across each power block device from V_{IN} to the source terminal P_{GND} . MLCC 10 nF, 100 V, $\pm 10\%$, X7S, 0402, PN: C1005X7S2A103K050BB are recommended.
- Ringing can be reduced via the implementation of RC snubbers from each switch node U, V, and W to GND. Recommended snubber component values are as follows:
 - Snubber resistors Rs1, Rs2, Rs3: 2.21 Ω , 1%, 0.125 W, 0805, PN: CRCW08052R21FKEA
 - Snubber caps Cs1, Cs2, and Cs3: MLCC 4.7 nF, 100 V, X7S, 0402, PN: C1005X7S2A472M050BB

With a switching frequency of 20 kHz on the three-phase inverter, the power dissipation on the RC snubber resistor is 80 mW per channel. As a result, 0805 package size for resistors Rs1, Rs2, and Rs3 is adequate.

7.1.2 Thermal Considerations

The CSD88584Q5DC power block device has the ability to utilize the PCB copper planes as the primary thermal path. As such, the use of thermal vias included in the footprint is an effective way to pull away heat from the device and into the system board. Concerns regarding solder voids and manufacturability issues can be addressed through the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from one another to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed by the design. The example in [Figure 7-2](#) uses vias with a 10-mil drill hole and a 16-mil solder pad.
- Tent the opposite side of the via with solder-mask. Ultimately the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

To take advantage of the DualCool thermally enhanced package, an external heatsink can be applied on top of the power block devices. For low EMI, the heatsink is usually connected to GND through the mounting screws to the PCB. Gap pad insulators with good thermal conductivity should be used between the top of the package and the heatsink. The Bergquist Sil-Pad 980 is recommended which provides excellent thermal impedance of 1.07°C/W at 50 psi.

7.2 Layout Example




Figure 7-2. Top Layer




Figure 7-3. Bottom Layer

The placement of the input capacitors C4, C5, and C6 relative to V_{IN} and P_{GND} pins of CSD88584Q5DC device should have the highest priority during the component placement routine. It is critical to minimize the V_{IN} to GND parasitic loop inductance. A shunt resistor R21 is used between all three U4, U5, and U6 power block source terminals to the input supply GND return pin.

Input RMS current filtering is achieved via two bulk caps C17 and C18. Based on the RMS current ratings, the recommended part number for input bulk is CAP AL, 330 μ F, 63 V, $\pm 20\%$, PN: EMVA630ADA331MKG5S.

8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

8.3 Trademarks

NexFET™ and DualCool™ are trademarks of TI.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

表 9-1. Pin Configuration Table

POSITION	PIN NAME	DESCRIPTION
1	GH	High Side Gate
2	SH	High Side Gate Return
3-11	V _{SW}	Switch Node
12-20	P _{GND}	Power Ground
21	NC	No Connect
22	GL	Low Side Gate
23-26	NC	No Connect
27	V _{IN}	Input Voltage

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD88584Q5DC	ACTIVE	VSON-CLIP	DMM	22	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88584	Samples
CSD88584Q5DCT	ACTIVE	VSON-CLIP	DMM	22	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88584	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとしします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated