

## TPS20xxB 限流、配电开关

### 1 特性

- 70mΩ 高侧 MOSFET
- 500mA 持续电流
- 过热和短路保护
- 精确电流限制  
(最小值 0.75A, 最大值 1.25A)
- 工作电压范围: 2.7V 至 5.5V
- 0.6ms 典型上升时间
- 欠压锁定
- 抗尖峰脉冲故障报告 ( $\overline{OC}$ )
- 上电期间无  $\overline{OC}$  尖峰脉冲
- 最大待机电源电流:  
1μA (单、双通道) 或 2μA (三、四通道)
- 环境温度范围: -40°C 至 85°C
- 通过 UL 认证, 文件编号 E169910
- 针对成组配置的 TPS2042B 和 TPS2052B 的其他 UL 认证

### 2 应用

- 大电容负载
- 短路保护

### 3 说明


TPS20xxB 配电开关适用于可能具有高容性负载和发生短路的应用。此系列器件包含 70mΩ N 沟道 MOSFET 电源开关, 适用于需要在单个封装内包含多个电源开关的配电系统。每个开关由一个逻辑使能输入控制。栅极驱动由一个内部电荷泵提供, 此电荷泵设计用于控制电源开关上升时间和下降时间以大大减少切换期间的电流涌入。电荷泵无需外部组件并可在低至 2.7V 的电源电压下工作。

当输出负载超过限流阈值或者短路出现时, 该器件通过切换至恒定电流模式, 并通过将过流 ( $\overline{OCx}$ ) 下拉至逻辑输出低电平来将输出电流限制在安全水平上。如果持续重过载和短路增加了开关内的功率耗散, 则将引起结温上升, 此时, 过热保护电路将关闭此开关以避免器件损坏。一旦器件充分冷却, 此器件将自动从热关断中恢复。内部电路确保此开关在有效输入电压出现前保持关闭状态。此配电开关旨在将电流限制设置为 1A (典型值)。

#### 器件信息

| 器件型号     | 封装 <sup>(1)</sup> | 本体尺寸 (标称值)      |
|----------|-------------------|-----------------|
| TPS20xxB | SOIC (8)          | 4.90mm × 3.91mm |
|          | SOIC (16)         | 9.90mm × 3.91mm |
|          | SOT-23 (5)        | 2.90mm × 1.60mm |
|          | HVSSOP (8)        | 3.00mm × 3.00mm |
|          | SON (8)           | 3.00mm × 3.00mm |

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。










典型应用原理图




## Table of Contents

|   |    |  |    |
|---|----|--|----|
| <b>1 特性</b> .....   | 1  | 8.4 Device Functional Modes.....                                     | 24 |
| <b>2 应用</b> .....   | 1  | <b>9 Application and Implementation</b> .....                        | 25 |
| <b>3 说明</b> .....   | 1  | 9.1 Application Information.....                                     | 25 |
| <b>4 General Switch Catalog</b> .....   | 3  | 9.2 Typical Application.....   | 25 |
| <b>5 Pin Configuration and Functions</b> .....  | 3  | <b>10 Power Supply Recommendations</b> .....                         | 38 |
| <b>6 Specifications</b> .....   | 6  | 10.1 Undervoltage Lockout (UVLO).....                                | 38 |
| 6.1 Absolute Maximum Ratings.....   | 6  | <b>11 Layout</b> .....   | 39 |
| 6.2 ESD Ratings.....  | 6  | 11.1 Layout Guidelines.....  | 39 |
| 6.3 Recommended Operating Conditions.....   | 6  | 11.2 Layout Example.....   | 39 |
| 6.4 Thermal Information.....  | 6  | 11.3 Power Dissipation.....  | 39 |
| 6.5 Electrical Characteristics.....   | 7  | 11.4 Thermal Protection.....   | 40 |
| 6.6 Typical Characteristics (All Devices Excluding<br>TPS2051BDBV and TPS2052BD)..... | 9  | <b>12 Device and Documentation Support</b> .....                     | 41 |
| 6.7 Typical Characteristics (TPS2051BDBV and<br>TPS2052BD).....                       | 13 | 12.1 接收文档更新通知.....   | 41 |
| <b>7 Parameter Measurement Information</b> .....                                      | 17 | 12.2 支持资源.....   | 41 |
| <b>8 Detailed Description</b> .....   | 18 | 12.3 Trademarks.....   | 41 |
| 8.1 Overview.....   | 18 | 12.4 静电放电警告.....   | 41 |
| 8.2 Functional Block Diagrams.....  | 18 | 12.5 术语表.....  | 41 |
| 8.3 Feature Description.....  | 21 | <b>13 Revision History</b> .....                                     | 41 |
|   |    | <b>14 Mechanical, Packaging, and Orderable<br/>Information</b> ..... | 42 |

## 4 General Switch Catalog


| GENERAL SWITCH CATALOG  |   |  |   |  |  |   |
|---|---|--|---|--|--|---|
| <p>33 mΩ, Single</p>  <p>TPS201xA 0.2 A to 2 A<br/>TPS202x 0.2 A to 2 A<br/>TPS203x 0.2 A to 2 A</p> | <p>80 mΩ, Single</p>  <p>TPS2014 600 mA<br/>TPS2015 1 A<br/>TPS2041B 500 mA<br/>TPS2051B 500 mA<br/>TPS2045A 250 mA<br/>TPS2049 100 mA<br/>TPS2055A 250 mA<br/>TPS2061 1 A<br/>TPS2065 1 A<br/>TPS2068 1.5 A<br/>TPS2069 1.5 A</p> | <p>80 mΩ, Dual</p>  <p>TPS2042B 500 mA<br/>TPS2052B 500 mA<br/>TPS2046B 250 mA<br/>TPS2056 250 mA<br/>TPS2062 1 A<br/>TPS2066 1 A<br/>TPS2060 1.5 A<br/>TPS2064 1.5 A</p> | <p>80 mΩ, Dual</p>  <p>TPS2080 500 mA<br/>TPS2081 500 mA<br/>TPS2082 500 mA<br/>TPS2090 250 mA<br/>TPS2091 250 mA<br/>TPS2092 250 mA</p> | <p>80 mΩ, Triple</p>  <p>TPS2043B 500 mA<br/>TPS2053B 500 mA<br/>TPS2047B 250 mA<br/>TPS2057A 250 mA<br/>TPS2063 1 A<br/>TPS2067 1 A</p> | <p>80 mΩ, Quad</p>  <p>TPS2044B 500 mA<br/>TPS2054B 500 mA<br/>TPS2048A 250 mA<br/>TPS2058 250 mA</p> | <p>80 mΩ, Quad</p>  <p>TPS2085 500 mA<br/>TPS2086 500 mA<br/>TPS2087 500 mA<br/>TPS2095 250 mA<br/>TPS2096 250 mA<br/>TPS2097 250 mA</p> |

## 5 Pin Configuration and Functions




† All enable outputs are active high for the TPS205xB series.

图 5-1. TPS2041B and TPS2051B: DBV Package 5-Pin SOT-23 Top View




† All enable outputs are active high for the TPS205xB series.

图 5-2. TPS2041B and TPS2051B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

图 5-3. TPS2042B and TPS2052B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

图 5-4. TPS2042B and TPS2052B: DRB Package 8-Pin SON Top View



† All enable outputs are active high for the TPS205xB series.

图 5-5. TPS2043B and TPS2053B: D Package 16-Pin SOIC Top View



† All enable outputs are active high for the TPS205xB series.

图 5-6. TPS2044B and TPS2054B: D Package 16-Pin SOIC Top View

表 5-1. Pin Functions (TPS2041B and TPS2051B)

| NAME | PIN      |          |          |          | I/O | DESCRIPTION                                    |
|------|----------|----------|----------|----------|-----|--|
|      | TPS2041B | TPS2051B | TPS2041B | TPS2051B |     |  |
| EN   | 4        | —        | 4        | —        | I   | Enable input, logic low turns on power switch  |
| EN   | —        | 4        | —        | 4        | I   | Enable input, logic high turns on power switch |
| GND  | 1        | 1        | 2        | 2        | —   | Ground   |
| IN   | 2, 3     | 2, 3     | 5        | 5        | I   | Input voltage                                  |
| OC   | 5        | 5        | 3        | 3        | O   | Overcurrent open-drain output, active-low      |

表 5-1. Pin Functions (TPS2041B and TPS2051B) (续)

| NAME | PIN          |          |          |          | I/O | DESCRIPTION         |
|------|--------------|----------|----------|----------|-----|---------------------|
|      | TPS2041B     | TPS2051B | TPS2041B | TPS2051B |     |                     |
|      | SOIC AND DGN |          | SOT-23   |          |     |                     |
| OUT  | 6, 7, 8      | 6, 7, 8  | 1        | 1        | O   | Power-switch output |

表 5-2. Pin Functions (TPS2042B and TPS2052B)

| NAME                  | PIN               |          | I/O | DESCRIPTION  |
|-----------------------|-------------------|----------|-----|--|
|                       | TPS2042B          | TPS2052B |     |  |
|                       | SOIC, HVSSOP, SON |          |     |  |
| EN1                   | 3                 | —        | I   | Enable input, logic low turns on power switch IN-OUT1  |
| EN2                   | 4                 | —        | I   | Enable input, logic low turns on power switch IN-OUT2  |
| EN1                   | —                 | 3        | I   | Enable input, logic high turns on power switch IN-OUT1   |
| EN2                   | —                 | 4        | I   | Enable input, logic high turns on power switch IN-OUT2   |
| GND                   | 1                 | 1        | —   | Ground   |
| IN                    | 2                 | 2        | I   | Input voltage  |
| OC1                   | 8                 | 8        | O   | Overcurrent, open-drain output, active low, IN-OUT1  |
| OC2                   | 5                 | 5        | O   | Overcurrent, open-drain output, active low, IN-OUT2  |
| OUT1                  | 7                 | 7        | O   | Power-switch output, IN-OUT1   |
| OUT2                  | 6                 | 6        | O   | Power-switch output, IN-OUT2   |
| PowerPAD <sup>™</sup> | —                 | —        | —   | Internally connected to GND; used to heat-sink the part to the circuit board traces. Must be connected to GND pin. |

表 5-3. Pin Functions (TPS2043B and TPS2053B)

| NAME | PIN      |          | I/O | DESCRIPTION   |
|------|----------|----------|-----|---|
|      | TPS2043B | TPS2053B |     |   |
|      | SOIC     | SOIC     |     |   |
| EN1  | 3        | —        | I   | Enable input, logic low turns on power switch IN1-OUT1  |
| EN2  | 4        | —        | I   | Enable input, logic low turns on power switch IN1-OUT2  |
| EN3  | 7        | —        | I   | Enable input, logic low turns on power switch IN2-OUT3  |
| EN1  | —        | 3        | I   | Enable input, logic high turns on power switch IN1-OUT1 |
| EN2  | —        | 4        | I   | Enable input, logic high turns on power switch IN1-OUT2 |
| EN3  | —        | 7        | I   | Enable input, logic high turns on power switch IN2-OUT3 |
| GND  | 1, 5     | 1, 5     | —   | Ground  |
| IN1  | 2        | 2        | I   | Input voltage for OUT1 and OUT2                         |
| IN2  | 6        | 6        | I   | Input voltage for OUT3                                  |
| NC   | 8, 9, 10 | 8, 9, 10 | —   | No connection   |
| OC1  | 16       | 16       | O   | Overcurrent, open-drain output, active low, IN1-OUT1    |
| OC2  | 13       | 13       | O   | Overcurrent, open-drain output, active low, IN1-OUT2    |
| OC3  | 12       | 12       | O   | Overcurrent, open-drain output, active low, IN2-OUT3    |
| OUT1 | 15       | 15       | O   | Power-switch output, IN1-OUT1                           |
| OUT2 | 14       | 14       | O   | Power-switch output, IN1-OUT2                           |
| OUT3 | 11       | 11       | O   | Power-switch output, IN2-OUT3                           |

**表 5-4. Pin Functions (TPS2044B and TPS2054B)**

| NAME | PIN      |          | I/O | DESCRIPTION   |
|------|----------|----------|-----|---|
|      | TPS2044B | TPS2054B |     |   |
|      | SOIC     | SOIC     |     |   |
| EN1  | 3        | —        | I   | Enable input, logic low turns on power switch IN1-OUT1  |
| EN2  | 4        | —        | I   | Enable input, logic low turns on power switch IN1-OUT2  |
| EN3  | 7        | —        | I   | Enable input, logic low turns on power switch IN2-OUT3  |
| EN4  | 8        | —        | I   | Enable input, logic low turns on power switch IN2-OUT4  |
| EN1  | —        | 3        | I   | Enable input, logic high turns on power switch IN1-OUT1 |
| EN2  | —        | 4        | I   | Enable input, logic high turns on power switch IN1-OUT2 |
| EN3  | —        | 7        | I   | Enable input, logic high turns on power switch IN2-OUT3 |
| EN4  | —        | 8        | I   | Enable input, logic high turns on power switch IN2-OUT4 |
| GND  | 1, 5     | 1, 5     | —   | Ground  |
| IN1  | 2        | 2        | I   | Input voltage for OUT1 and OUT2                         |
| IN2  | 6        | 6        | I   | Input voltage for OUT3 and OUT4                         |
| OC1  | 16       | 16       | O   | Overcurrent, open-drain output, active low, IN1-OUT1    |
| OC2  | 13       | 13       | O   | Overcurrent, open-drain output, active low, IN1-OUT2    |
| OC3  | 12       | 12       | O   | Overcurrent, open-drain output, active low, IN2-OUT3    |
| OC4  | 9        | 9        | O   | Overcurrent, open-drain output, active low, IN2-OUT4    |
| OUT1 | 15       | 15       | O   | Power-switch output, IN1-OUT1                           |
| OUT2 | 14       | 14       | O   | Power-switch output, IN1-OUT2                           |
| OUT3 | 11       | 11       | O   | Power-switch output, IN2-OUT3                           |
| OUT4 | 10       | 10       | O   | Power-switch output, IN2-OUT4                           |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|   |  | MIN                | MAX | UNIT |
|---|--|--------------------|-----|------|
| $V_{I(IN)}$ , $V_{I(INx)}$                              | Input voltage <sup>(2)</sup>           | - 0.3              | 6   | V    |
| $V_{O(OUT)}$ , $V_{O(OUTx)}$ <sup>(2)</sup>             | Output voltage                         | - 0.3              | 6   | V    |
| $V_{I(EN)}$ , $V_{I(ENx)}$ , $V_{I(EN)}$ , $V_{I(ENx)}$ | Input voltage                          | - 0.3              | 6   | V    |
| $V_{I(OC)}$ , $V_{I(OCx)}$                              | Voltage range                          | - 0.3              | 6   | V    |
| $I_{O(OUT)}$ , $I_{O(OUTx)}$                            | Continuous output current              | Internally limited |     |      |
| $T_J$   | Operating virtual junction temperature | - 40               | 125 | °C   |
| $T_{stg}$   | Storage temperature                    | - 65               | 150 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND.

### 6.2 ESD Ratings

|                                     |  | VALUE | UNIT |
|-------------------------------------|--|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | ±2000 | V    |
|                                     | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | ±500  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|   |  | MIN  | NOM | MAX | UNIT |
|---|--|------|-----|-----|------|
| $V_{I(IN)}$ , $V_{I(INx)}$                              | Input voltage                          | 2.7  |     | 5.5 | V    |
| $V_{I(EN)}$ , $V_{I(ENx)}$ , $V_{I(EN)}$ , $V_{I(ENx)}$ | Input voltage                          | 0    |     | 5.5 | V    |
| $I_{O(OUT)}$ , $I_{O(OUTx)}$                            | Continuous output current              | 0    |     | 500 | mA   |
| $T_J$   | Operating virtual junction temperature | - 40 |     | 125 | °C   |

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup>                                     | D (SOIC) |         | DBV (SOT-23) | DGN (HVSSOP) | DRB (SON) | UNIT |
|---|----------|---------|--------------|--------------|-----------|------|
|   | 8 PINS   | 16 PINS | 5 PINS       | 8 PINS       | 8 PINS    |      |
| $R_{\theta JA}$ Junction-to-ambient thermal resistance            | 119.3    | 81.6    | 208.6        | 53.6         | 47.5      | °C/W |
| $R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance    | 67.6     | 42.7    | 122.9        | 58.7         | 53        | °C/W |
| $R_{\theta JB}$ Junction-to-board thermal resistance              | 59.6     | 39.1    | 37.8         | 35.5         | 14.2      | °C/W |
| $\psi_{JT}$ Junction-to-top characterization parameter            | 20.3     | 10.4    | 14.6         | 2.7          | 1.2       | °C/W |
| $\psi_{JB}$ Junction-to-board characterization parameter          | 59.1     | 38.8    | 36.9         | 35.3         | 14.2      | °C/W |
| $R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance | N/A      | N/A     | N/A          | 6.7          | 7.3       | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5\text{ V}$ ,  $I_O = 0.5\text{ A}$ ,  $V_{I(ENx)} = 0\text{ V}$  (unless otherwise noted)

| PARAMETER                                  |   | TEST CONDITIONS <sup>(1)</sup>  |  | MIN                      | TYP           | MAX  | UNIT          |
|--|---|---|--|--------------------------|---------------|------|---------------|
| <b>POWER SWITCH</b>                        |   |   |  |                          |               |      |               |
| $r_{DS(on)}$                               | Static drain-source on-state resistance, 5-V operation and 3.3-V operation          | $V_{I(IN)} = 5\text{ V}$ or $3.3\text{ V}$ , $I_O = 0.5\text{ A}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   | D and DGN packages   | 70                       | 135           |      | m $\Omega$    |
|  |   |   | DBV package only   | 95                       | 140           |      |               |
|  | Static drain-source on-state resistance, 2.7-V operation                            | $V_{I(IN)} = 2.7\text{ V}$ , $I_O = 0.5\text{ A}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$                   | D and DGN packages   | 75                       | 150           |      | m $\Omega$    |
|  | Static drain-source on-state resistance, 5-V operation                              | $V_{I(IN)} = 5\text{ V}$ , $I_O = 1\text{ A}$ , OUT1 and OUT2 connected, $0^\circ\text{C} \leq T_J \leq 70^\circ\text{C}$ | DGN package, TPS2042B/52B  |                          |               | 49   | m $\Omega$    |
| $t_r$                                      | Rise time, output   | $V_{I(IN)} = 5.5\text{ V}$  | $C_L = 1\ \mu\text{F}$ ,<br>$R_L = 10\ \Omega$                   | $T_J = 25^\circ\text{C}$ | 0.6           | 1.5  | ms            |
|  |   | $V_{I(IN)} = 2.7\text{ V}$  |  |                          | 0.4           | 1    |               |
| $t_f$                                      | Fall time, output   | $V_{I(IN)} = 5.5\text{ V}$  |  |                          | 0.05          | 0.5  |               |
|  |   | $V_{I(IN)} = 2.7\text{ V}$  |  |                          | 0.05          | 0.5  |               |
| <b>ENABLE INPUT EN AND ENx</b>             |   |   |  |                          |               |      |               |
| $V_{IH}$                                   | High-level input voltage  | $2.7\text{ V} \leq V_{I(IN)} \leq 5.5\text{ V}$   |  | 2                        |               |      | V             |
| $V_{IL}$                                   | Low-level input voltage   | $2.7\text{ V} \leq V_{I(IN)} \leq 5.5\text{ V}$   |  |                          | 0.8           |      |               |
| $I_I$                                      | Input current   | $V_{I(ENx)} = 0\text{ V}$ or $5.5\text{ V}$   |  | -0.5                     |               | 0.5  | $\mu\text{A}$ |
| $t_{on}$                                   | Turnon time   | $C_L = 100\ \mu\text{F}$ , $R_L = 10\ \Omega$   |  |                          |               | 3    | ms            |
| $t_{off}$                                  | Turnoff time  | $C_L = 100\ \mu\text{F}$ , $R_L = 10\ \Omega$   |  |                          |               | 10   |               |
| <b>CURRENT LIMIT</b>                       |   |   |  |                          |               |      |               |
| $I_{os}$                                   | Short-circuit output current  | $V_{I(IN)} = 5\text{ V}$ , OUT connected to GND, device enabled into short-circuit  | $T_J = 25^\circ\text{C}$   | 0.75                     | 1             | 1.25 | A             |
|  |   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$              | 0.7                      | 1             | 1.3  |               |
|  |   |   | $0^\circ\text{C} \leq T_J \leq 70^\circ\text{C}$<br>TPS2042B/52B | 1.5                      |               |      |               |
| $I_{OC}^{(2)}$                             | Overcurrent trip threshold  | $V_{IN} = 5\text{ V}$ , 100 A/s   | TPS2042B<br>TPS2052B (DRB package only)                          | $I_{os}$                 | 1.55          | 2    | A             |
| <b>SUPPLY CURRENT (TPS2041B, TPS2051B)</b> |   |   |  |                          |               |      |               |
| Supply current, low-level output           | No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$ , or $V_{I(ENx)} = 0\text{ V}$          | $T_J = 25^\circ\text{C}$  | 0.5  | 1                        | $\mu\text{A}$ |      |               |
|  |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   | 0.5  | 5                        |               |      |               |
| Supply current, high-level output          | No load on OUT, $V_{I(ENx)} = 0\text{ V}$ , or $V_{I(ENx)} = 5.5\text{ V}$          | $T_J = 25^\circ\text{C}$  | 75   | 95                       | $\mu\text{A}$ |      |               |
|  |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   | 75   | 95                       |               |      |               |
| Leakage current                            | OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$ , or $V_{I(ENx)} = 0\text{ V}$ | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   | 1  |                          | $\mu\text{A}$ |      |               |
| Reverse leakage current                    | $V_{I(OUTx)} = 5.5\text{ V}$ , IN = ground  | $T_J = 25^\circ\text{C}$  | 0  |                          | $\mu\text{A}$ |      |               |
| <b>SUPPLY CURRENT (TPS2042B, TPS2052B)</b> |   |   |  |                          |               |      |               |
| Supply current, low-level output           | No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$   | $T_J = 25^\circ\text{C}$  | 0.5  | 1                        | $\mu\text{A}$ |      |               |
|  |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$   | 0.5  | 5                        |               |      |               |

## 6.5 Electrical Characteristics (续)

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5\text{ V}$ ,  $I_O = 0.5\text{ A}$ ,  $V_{I(ENx)} = 0\text{ V}$  (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS <sup>(1)</sup>  |   | MIN   | TYP | MAX              | UNIT          |
|---|---|---|---|-----|------------------|---------------|
| Supply current, high-level output   | No load on OUT, $V_{I(ENx)} = 0\text{ V}$   | TPS20x2B (DRB package only)                         | $T_J = 25^\circ\text{C}$                            | 50  | 70               | $\mu\text{A}$ |
|   |   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 50  | 90               |               |
|   |   | TPS20x2B (D and DGN packages)                       | $T_J = 25^\circ\text{C}$                            | 95  | 120              | $\mu\text{A}$ |
|   |   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 95  | 120              |               |
| Leakage current   | OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$                                | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 1   |     | $\mu\text{A}$    |               |
| Reverse leakage current   | $V_{I(OUTx)} = 5.5\text{ V}$ , IN = ground  | $T_J = 25^\circ\text{C}$                            | 0.2   |     | $\mu\text{A}$    |               |
| <b>SUPPLY CURRENT (TPS2043B, TPS2053B)</b>  |   |   |   |     |                  |               |
| Supply current, low-level output  | No load on OUT, $V_{I(ENx)} = 0\text{ V}$   | $T_J = 25^\circ\text{C}$                            | 0.5   | 2   | $\mu\text{A}$    |               |
|   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 0.5   | 10  |                  |               |
| Supply current, high-level output   | No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$   | $T_J = 25^\circ\text{C}$                            | 65  | 90  | $\mu\text{A}$    |               |
|   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 65  | 110 |                  |               |
| Leakage current   | OUT connected to ground, $V_{I(ENx)} = 0\text{ V}$                                  | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 1   |     | $\mu\text{A}$    |               |
| Reverse leakage current   | $V_{I(OUTx)} = 5.5\text{ V}$ , INx = ground   | $T_J = 25^\circ\text{C}$                            | 0.2   |     | $\mu\text{A}$    |               |
| <b>SUPPLY CURRENT (TPS2044B, TPS2054B)</b>  |   |   |   |     |                  |               |
| Supply current, low-level output  | No load on OUT, $V_{I(ENx)} = 5.5\text{ V}$ , or $V_{I(ENx)} = 0\text{ V}$          | $T_J = 25^\circ\text{C}$                            | 0.5   | 2   | $\mu\text{A}$    |               |
|   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 0.5   | 10  |                  |               |
| Supply current, high-level output   | No load on OUT, $V_{I(ENx)} = 0\text{ V}$ , or $V_{I(ENx)} = 5.5\text{ V}$          | $T_J = 25^\circ\text{C}$                            | 75  | 110 | $\mu\text{A}$    |               |
|   |   | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 75  | 140 |                  |               |
| Leakage current   | OUT connected to ground, $V_{I(ENx)} = 5.5\text{ V}$ , or $V_{I(ENx)} = 0\text{ V}$ | $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ | 1   |     | $\mu\text{A}$    |               |
| Reverse leakage current   | $V_{I(OUTx)} = 5.5\text{ V}$ , INx = ground   | $T_J = 25^\circ\text{C}$                            | 0.2   |     | $\mu\text{A}$    |               |
| <b>UNDERVOLTAGE LOCKOUT (TPS20x3BD, TPS20x4BD, &amp; TPS20x2BDRB)</b>                       |   |   |   |     |                  |               |
| Low-level input voltage, IN, INx  |   |   | 2   | 2.5 | V                |               |
| Hysteresis, IN, INx   | $T_J = 25^\circ\text{C}$  |   | 75  |     | mV               |               |
| <b>UNDERVOLTAGE LOCKOUT (TPS20x1B &amp; TPS20x2B; D/DBV/DGN packages)</b>                   |   |   |   |     |                  |               |
| Low-level input voltage, IN, INx  |   |   | 2   | 2.6 | V                |               |
| Hysteresis, IN, INx   | $T_J = 25^\circ\text{C}$  |   | 75  |     | mV               |               |
| <b>OVERCURRENT <math>\overline{\text{OC}}</math> and <math>\overline{\text{OCx}}</math></b> |   |   |   |     |                  |               |
| Output low voltage, $V_{OL(OCx)}$   | $I_{O(OCx)} = 5\text{ mA}$  |   |   | 0.4 | V                |               |
| Off-state current   | $V_{O(OCx)} = 5\text{ V}$ or $3.3\text{ V}$   |   |   | 1   | $\mu\text{A}$    |               |
| $\overline{\text{OC}}$ deglitch   | $\overline{\text{OCx}}$ assertion or deassertion                                    |   | 4   | 8   | 15               | ms            |
| <b>THERMAL SHUTDOWN<sup>(3)</sup></b>   |   |   |   |     |                  |               |
| Thermal shutdown threshold  |   |   | 135   |     | $^\circ\text{C}$ |               |
| Recovery from thermal shutdown  |   |   | 125   |     | $^\circ\text{C}$ |               |



## 6.5 Electrical Characteristics (续)

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5\text{ V}$ ,  $I_O = 0.5\text{ A}$ ,  $V_{I(ENX)} = 0\text{ V}$  (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS <sup>(1)</sup> | MIN | TYP | MAX | UNIT |
|------------|--------------------------------|-----|-----|-----|------|
| Hysteresis |                                |     | 10  |     | °C   |

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
- (2) TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages do not have overcurrent trip thresholds. Current is limited to  $I_{OS}$  under different test condition. Check 节 8.3.7 for more details.
- (3) The thermal shutdown only reacts under overcurrent conditions.

## 6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD)




图 6-1. Turnon Time vs Input Voltage




图 6-2. Turnoff Time vs Input Voltage




图 6-3. Rise Time vs Input Voltage




图 6-4. Fall Time vs Input Voltage

6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-5. TPS20x2BDRB Supply Current, Output Enabled vs Junction Temperature




图 6-6. TPS2043B and TPS2053B Supply Current, Output Enabled vs Junction Temperature




图 6-7. TPS2044B TPS2054B Supply Current, Output Enabled vs Junction Temperature




图 6-8. TPS20x2BDRB Supply Current, Output Disabled vs Junction Temperature




图 6-9. TPS2043B and TPS2053B Supply Current, Output Disabled vs Junction Temperature




图 6-10. TPS2044B and TPS2054B Supply Current, Output Disabled vs Junction Temperature

### 6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-11. Static Drain-Source on-State Resistance vs Junction Temperature




图 6-12. Short-Circuit Output Current vs Junction Temperature




图 6-13. Threshold Trip Current vs Input Voltage




图 6-14. Threshold Trip Current vs Input Voltage




图 6-15. Undervoltage Lockout vs Junction Temperature




图 6-16. Current-Limit Response vs Peak Current

## 6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)




图 6-17. Turnon Delay and Rise Time With 1- $\mu$ F Load




图 6-18. Turnoff Delay and Fall Time With 1- $\mu$ F Load




图 6-19. Turnon Delay and Rise Time With 100- $\mu$ F Load




图 6-20. Turnoff Delay and Fall Time With 100- $\mu$ F Load




图 6-21. Short-Circuit Current, Device Enabled Into Short










图 6-22. Inrush Current With Different Load Capacitance

### 6.6 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD) (continued)



### 6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD)



## 6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)




图 6-29. TPS2051BDBV Supply Current, Output Enabled vs Junction Temperature




图 6-30. TPS2052BD Supply Current, Output Enabled vs Junction Temperature




图 6-31. TPS2051BDBV Supply Current, Output Disabled vs Junction Temperature




图 6-32. TPS2052BD Supply Current, Output Disabled vs Junction Temperature




图 6-33. DBV Package Static Drain-Source on-State Resistance vs Junction Temperature




图 6-34. D Package Static Drain-Source on-State Resistance vs Junction Temperature

### 6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)




图 6-35. Short-Circuit Output Current vs Junction Temperature




图 6-36. Undervoltage Lockout vs Junction Temperature




图 6-37. Current-Limit Response vs Peak Current




图 6-38. Turnon Delay and Rise Time With 1-µF Load




图 6-39. Turnoff Delay and Fall Time With 1-µF Load




图 6-40. Turnon Delay and Rise Time With 100-µF Load

### 6.7 Typical Characteristics (TPS2051BDBV and TPS2052BD) (continued)




图 6-41. Turnoff Delay and Fall Time With 100-µF Load




图 6-42. Short-Circuit Current, Device Enabled Into Short




图 6-43. Inrush Current With Different Load Capacitance




图 6-44. 3-Ω Load Connected to Enabled Device




图 6-45. 2-Ω Load Connected to Enabled Device



## 7 Parameter Measurement Information





图 7-1. Test Circuit and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview

The TPS20xxB are current-limited, power-distribution switches providing 0.5-A continuous load current. These devices incorporate 70-m $\Omega$  N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Gate driver is provided by an internal charge pump designed to minimize current surges during switching. The charge pump requires no external components and allows operation supplies as low as 2.7 V.


### 8.2 Functional Block Diagrams



Note A: Current sense

Note B: Active low ( $\overline{\text{EN}}$ ) for TPS2041B; Active high (EN) for TPS2051B


图 8-1. Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense

Note B: Active low ( $\overline{\text{ENx}}$ ) for TPS2042B; Active high (ENx) for TPS2052B


图 8-2. Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low ( $\overline{ENx}$ ) for TPS2043B; Active high (ENx) for TPS2053B

**图 8-3. Functional Block Diagram (TPS2043B and TPS2053B)**



Note A: Current sense

Note B: Active low ( $\overline{\text{ENx}}$ ) for TPS2044B; Active high (ENx) for TPS2054B

图 8-4. Functional Block Diagram (TPS2044B and TPS2054B)

## 8.3 Feature Description

### 8.3.1 Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

### 8.3.2 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

### 8.3.3 Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

### 8.3.4 Enable ( $\overline{EN}$ )

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic high is present on  $\overline{EN}$ . A logic zero input on  $\overline{EN}$  restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

### 8.3.5 Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

### 8.3.6 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.


### 8.3.7 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

There are two kinds of current limit profiles for the TPS20xxB family of devices.

The TPS20x3BD, TPS20x4BD, and TPS20x2BDRB devices have an output I vs V characteristic similar to the plot labeled **Current Limit with Peaking** in [图 8-5](#). This type of limiting can be characterized by two parameters, the overcurrent trip threshold ( $I_{OC}$ ), and the short-circuit output current threshold ( $I_{OS}$ ).

The TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages have an output I vs V characteristic similar to the plot labeled **Flat Current Limit** in [图 8-5](#). This type of limiting can be characterized by one parameter, the short circuit current ( $I_{OS}$ ).



**图 8-5. Current Limit Profiles**

### 8.3.7.1 Overcurrent Conditions (TPS20x3BD, TPS20x4BD, and TPS20x2BDRB)

Three possible overload conditions can occur for TPS20x3BD, TPS20x4BD, and TPS20x2BDRB devices. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see 图 6-21 through 图 6-24). The TPS20xxB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold ( $I_{OC}$ )), the device switches into constant-current mode and current is limited at the short-circuit output current threshold ( $I_{OS}$ ).

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the overcurrent trip threshold ( $I_{OC}$ ) is reached or until the thermal limit of the device is exceeded. The TPS20x3BD, TPS20x4BD, and TPS20x2BDRB are capable of delivering current up to the current-limit threshold without damaging the device. Once the overcurrent trip threshold ( $I_{OC}$ ) has been reached, the device switches into its constant-current mode current is limited at the short-circuit output current threshold ( $I_{OS}$ ).

### 8.3.7.2 Overcurrent Conditions (TPS20x1B & TPS20x2B in D, DGN, and DBV packages)

Three possible overload conditions can occur for the TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see 图 6-42 through 图 6-45). The TPS20xxB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the short-circuit output current threshold ( $I_{OS}$ ) is reached, the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. After the short-circuit output current threshold ( $I_{OS}$ ) is reached, the device switches into constant-current mode.

### 8.3.8 Overcurrent ( $\overline{OCx}$ )

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the  $\overline{OCx}$  signal from oscillation or false triggering. If an overtemperature shutdown occurs, the  $\overline{OCx}$  is asserted instantaneously.

### 8.3.9 Thermal Sense

The TPS20xxB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until

the fault is removed. The open-drain false reporting output ( $\overline{OCx}$ ) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

### 8.3.10 Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

## 8.4 Device Functional Modes

There are no other functional modes for TPS20xxB devices.



## 9 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

#### 9.1.1 Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts and self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS20xxB can provide power-distribution solutions to many of these classes of devices.

### 9.2 Typical Application

#### 9.2.1 Typical Application (TPS2042B)




图 9-1. Typical Application (Example, TPS2042B)

##### 9.2.1.1 Design Requirements

表 9-1 shows the design parameters for this application.

表 9-1. Design Parameters

| DESIGN PARAMETER | VALUE |
|------------------|-------|
| Input voltage    | 5 V   |

表 9-1. Design Parameters (续)

| DESIGN PARAMETER | VALUE |
|------------------|-------|
| Output1 voltage  | 5 V   |
| Output2 voltage  | 5 V   |
| Output1 current  | 0.5 A |
| Output2 current  | 0.5 A |

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Power-Supply Considerations

TI recommends placing a 0.01- $\mu$ F to 0.1- $\mu$ F ceramic bypass capacitor between IN and GND, close to the device. When the output load is heavy, TI recommends placing a high-value electrolytic capacitor on the necessary output pins. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- $\mu$ F to 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### 9.2.1.2.2 $\overline{OC}$ Response

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on  $\overline{OCx}$  occurs due to the 10-ms deglitch circuit. The TPS20xxB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses.  $\overline{OCx}$  is not deglitched when the switch is turned off due to an overtemperature shutdown.




图 9-2. Typical Circuit for the  $\overline{OC}$  Pin (Example, TPS2042B)

### 9.2.1.3 Application Curves




图 9-3. Turnon Delay and Rise Time With 1- $\mu$ F Load











图 9-4. Turnoff Delay and Fall Time With 1- $\mu$ F Load




### 9.2.2 Host and Self-Powered and Bus-Powered Hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see [图 9-11](#) and [图 9-12](#)). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.



Copyright © 2016, Texas Instruments Incorporated

图 9-11. Typical One-Port USB Host and Self-Powered Hub



Copyright © 2016, Texas Instruments Incorporated

图 9-12. Typical Four-Port USB Host and Self-Powered Hub

### 9.2.2.1 Design Requirements


#### 9.2.2.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts and self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB  $V_{BUS}$
- Bus-powered hubs must:
  - Enable/disable power to downstream ports

- Power up at <math><100\text{ mA}</math>
- Limit inrush current (<math><44\ \Omega</math> and <math>10\ \mu\text{F}</math>)
- Functions must:
  - Limit inrush currents
  - Power up at <math><100\text{ mA}</math>


The feature set of the TPS20xxB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see [图 9-13](#) through [图 9-16](#)).



† USB rev 1.1 requires 120 µF per hub.

Copyright © 2016, Texas Instruments Incorporated


图 9-13. Hybrid Self and Bus-Powered Hub Implementation, TPS2041B and TPS2051B



† USB rev 1.1 requires 120 μF per hub.

Copyright © 2016, Texas Instruments Incorporated


图 9-14. Hybrid Self and Bus-Powered Hub Implementation, TPS2042B and TPS2052B



† USB rev 1.1 requires 120 μF per hub.

Copyright © 2016, Texas Instruments Incorporated

**图 9-15. Hybrid Self and Bus-Powered Hub Implementation, TPS2043B and TPS2053B**



† USB rev 1.1 requires 120  $\mu\text{F}$  per hub.

Copyright © 2016, Texas Instruments Incorporated

**图 9-16. Hybrid Self and Bus-Powered Hub Implementation, TPS2044B and TPS2054B**

### 9.2.2.2 Detailed Design Procedure


Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

#### 9.2.2.2.1 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can



draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current limiting (see 图 9-17).



Copyright © 2016, Texas Instruments Incorporated

图 9-17. High-Power Bus-Powered Function (Example, TPS2042B)

### 9.2.2.3 Application Curves




图 9-18. Turnon Delay and Rise Time With 1-μF Load




图 9-19. Turnoff Delay and Fall Time with 1- μ F Load




图 9-20. Turnon Delay and Rise Time With 100-μF Load







图 9-21. Turnoff Delay and Fall Time With 100-μF Load




**图 9-22. Short-Circuit Current, Device Enabled Into Short**



**图 9-23. Inrush Current With Different Load Capacitance**



**图 9-24. 3-Ω Load Connected to Enabled Device**



**图 9-25. 2-Ω Load Connected to Enabled Device**

### 9.2.3 Generic Hot-Plug Applications

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS20xxB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS20xxB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




图 9-26. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS20xxB between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

### 9.2.3.1 Design Requirements

表 9-2 shows the design parameters for this application.

表 9-2. Design Parameters

| DESIGN PARAMETER | VALUE |
|------------------|-------|
| Input voltage    | 5 V   |
| Output1 voltage  | 5 V   |
| Output2 voltage  | 5 V   |
| Output1 current  | 0.5 A |
| Output2 current  | 0.5 A |







### 9.2.3.2 Detailed Design Procedure

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Normal Input Operation Voltage
- Current Limit

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends a 0.1- $\mu$ F or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2042 device or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. Preventing voltage undershoots and overshoots is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply. Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output to reduce the undershoot, which is caused by the inductance of the output power bus just after a short has occurred and the TPS2042 device has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges.

9.2.3.3 Application Curves






图 9-33. 3-Ω Load Connected to Enabled Device




图 9-34. 2-Ω Load Connected to Enabled Device

## 10 Power Supply Recommendations

### 10.1 Undervoltage Lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. The UVLO facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

## 11 Layout

### 11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- Placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin is recommended when large transient currents are expected on the output.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

### 11.2 Layout Example




图 11-1. Layout Recommendation

### 11.3 Power Dissipation

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from 图 6-11. Using this value, the power dissipation per switch can be calculated by 方程式:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature with 方程式:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where

- $T_A$  = Ambient temperature °C
- $R_{\theta JA}$  = Thermal resistance
- $P_D$  = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

## 11.4 Thermal Protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS20xxB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The  $\overline{OCx}$  open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.



## 12 Device and Documentation Support

### 12.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
所有商标均为其各自所有者的财产。

### 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Revision History

注：以前版本的页码可能与当前版本的页码不同

| <b>Changes from Revision O (June 2024) to Revision P (August 2024)</b>          | <b>Page</b> |
|---|-------------|
| • Removed revision history comment about adding TPS2051BDB to this section..... | 22          |

| <b>Changes from Revision N (July 2023) to Revision O (June 2024)</b>  | <b>Page</b> |
|---|-------------|
| • 将始发日期从 2010 年 6 月更新为 2004 年 4 月，以便与数据表的初始发行日期保持一致.....  | 1           |
| • 删除了“功耗额定值”表.....  | 1           |
| • Deleted "TPS2042xx and TPS2053xx" in table title.....   | 6           |
| • Updated max UVLO and Supply current, high-level output values for the TPS2041BDR, TPS2041BDGNR, TPS2042BDR, TPS2042BDGNR, TPS2051BDR, TPS2051BDGNR, TPS2052BDGNR, and TPS2041BDBVR..... | 7           |
| • Updated Overcurrent trip threshold to apply only to TPS2042B and TPS2052B (DRB packages only).....  | 7           |
| • Updated <a href="#">节 8.3.7</a> to show that the TPS20x1B and TPS20x2B devices in the D, DGN, and DBV packages do not have overcurrent trip thresholds.....                             | 22          |
| • Updated <a href="#">节 8.3.7.1</a> .....   | 23          |
| • Updated <a href="#">节 8.3.7.2</a> .....   | 23          |

| <b>Changes from Revision M (June 2016) to Revision N (July 2023)</b> | <b>Page</b> |
|--|-------------|
| • 通篇更新了表格、图和交叉参考的编号格式.....   | 1           |

- Update TPS2051BDBV and TPS2052BD electrical characteristics, including overcurrent trip threshold, high-level output supply current and undervoltage lockout..... 7
- 

**Changes from Revision L (June 2011) to Revision M (June 2016) Page**

---

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes, Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ..... 6
- 

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS2041BD        | ACTIVE        | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDBVR     | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | PLII                    | <a href="#">Samples</a> |
| TPS2041BDBVRG4   | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | PLII                    | <a href="#">Samples</a> |
| TPS2041BDBVT     | ACTIVE        | SOT-23       | DBV             | 5    | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | PLII                    | <a href="#">Samples</a> |
| TPS2041BDBVTG4   | ACTIVE        | SOT-23       | DBV             | 5    | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | PLII                    | <a href="#">Samples</a> |
| TPS2041BDG4      | ACTIVE        | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDGN      | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDGNG4    | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDGNR     | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDR       | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2041BDRG4     | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2041B                   | <a href="#">Samples</a> |
| TPS2042BD        | ACTIVE        | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDGN      | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDGNG4    | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDGNR     | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDGNRG4   | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDR       | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |
| TPS2042BDRBR     | ACTIVE        | SON          | DRB             | 8    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042                    | <a href="#">Samples</a> |
| TPS2042BDRBT     | ACTIVE        | SON          | DRB             | 8    | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042                    | <a href="#">Samples</a> |
| TPS2042BDRG4     | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2042B                   | <a href="#">Samples</a> |

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS2043BD        | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2043B                   | <a href="#">Samples</a> |
| TPS2043BDR       | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2043B                   | <a href="#">Samples</a> |
| TPS2043BDRG4     | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2043B                   | <a href="#">Samples</a> |
| TPS2044BD        | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2044B                   | <a href="#">Samples</a> |
| TPS2044BDG4      | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2044B                   | <a href="#">Samples</a> |
| TPS2044BDR       | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2044B                   | <a href="#">Samples</a> |
| TPS2044BDRG4     | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2044B                   | <a href="#">Samples</a> |
| TPS2051BD        | ACTIVE        | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDBVR     | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | PLJI                    | <a href="#">Samples</a> |
| TPS2051BDG4      | ACTIVE        | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDGN      | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDGNG4    | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDGNR     | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDGNRG4   | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDR       | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2051BDRG4     | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2051B                   | <a href="#">Samples</a> |
| TPS2052BD        | LIFEBUY       | SOIC         | D               | 8    | 75          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   |                         |
| TPS2052BDGN      | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   | <a href="#">Samples</a> |
| TPS2052BDGNG4    | ACTIVE        | HVSSOP       | DGN             | 8    | 80          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   | <a href="#">Samples</a> |
| TPS2052BDGNR     | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   | <a href="#">Samples</a> |
| TPS2052BDGNRG4   | ACTIVE        | HVSSOP       | DGN             | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   | <a href="#">Samples</a> |

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS2052BDR       | ACTIVE        | SOIC         | D               | 8    | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052B                   | <a href="#">Samples</a> |
| TPS2052BDRBR     | ACTIVE        | SON          | DRB             | 8    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2052                    | <a href="#">Samples</a> |
| TPS2052BDRBT     | ACTIVE        | SON          | DRB             | 8    | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | 2052                    | <a href="#">Samples</a> |
| TPS2053BD        | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2053B                   | <a href="#">Samples</a> |
| TPS2053BDR       | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2053B                   | <a href="#">Samples</a> |
| TPS2054BD        | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2054B                   | <a href="#">Samples</a> |
| TPS2054BDR       | ACTIVE        | SOIC         | D               | 16   | 2500        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 2054B                   | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS2041B, TPS2042B, TPS2051B :**

- Automotive : [TPS2041B-Q1](#), [TPS2042B-Q1](#), [TPS2051B-Q1](#)
- Enhanced Product : [TPS2041B-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司