8 位 DAC5311、10 位 DAC6311 和 12 位 DAC7311 (DACx311) 是低功耗、单通道、电压输出数模转换器 (DAC)。DACx311 在正常工作状态下具有低功耗(5V 时为 0.55mW,断电模式下可降至 2.5μW),使其成为便携式电池供电应用的理想选择。
这些器件采用单调性设计,提供出色的线性度,并且大大降低了有害的码字间瞬态电压,同时在引脚兼容系列中提供简单的升级路径。所有器件均使用一个以高达 50MHz 的时钟速率运行的多功能 3 线制串行接口,并与标准 SPI、QSPI、Microwire 和数字信号处理器 (DSP) 接口兼容。
所有器件均使用外部电源作为基准电压来设置输出范围。该器件包含一个上电复位 (POR) 电路,可在 0V 时为 DAC 输出上电,并保持为 0V,直到对器件进行有效写入。DACx311 包含一个由串口访问的断电特性,这将器件处于断电模式时在电压为 2.0V 时的功耗减少至 0.1μA。
这些器件与 DAC8311 和 DAC8411 引脚兼容,可从 8 位、10 位和 12 位分辨率轻松升级到 14 位和 16 位。所有器件均采用小型 6 引脚 SC70 (SOT) 封装。此封装可使本系列中的 DAC 在 –40°C 至 +125°C 的工作温度范围内具有灵活性、实现引脚兼容和功能兼容并且可直接插入使用。
Changes from Revision C (July 2015) to Revision D (August 2023)
Changes from Revision B (May 2013) to Revision C (July 2015)
Changes from Revision A (August 2011) to Revision B (May 2013)
RELATED DEVICES | 16-BIT | 14-BIT | 12-BIT | 10-BIT | 8-BIT |
---|---|---|---|---|---|
Pin and Function Compatible | DAC8411 | DAC8311 | DAC7311 | DAC6311 | DAC5311 |
DEVICE | MAXIMUM RELATIVE ACCURACY (LSB) |
MAXIMUM DIFFERENTIAL NONLINEARITY (LSB) |
---|---|---|
DAC5311 | ±0.25 | ±0.25 |
DAC6311 | ±0.5 | ±0.5 |
DAC7311 | ±1 | ±1 |
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
AVDD/VREF | 4 | Input | Power supply input, 2.0 V to 5.5 V. |
DIN | 3 | Input | Serial Data Input. Data are clocked into the 16-bit input shift register on the falling edge of the serial clock input. |
GND | 5 | — | Ground reference point for all circuitry on the part. |
SCLK | 2 | Input | Serial clock input. Data are transferred at rates up to 50 MHz. |
SYNC | 1 | Input | Level-triggered control input (active low). This pin is the frame synchronization signal for the input data. When SYNC goes low, the input shift register is enabled and data are transferred in on the falling edges of the following clocks. The DAC is updated following 16th clock cycle, unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DACx311. See the SYNC Interrupt section for more details. |
VOUT | 6 | Output | Analog output voltage from DAC. The output amplifier has rail-to-rail operation. |
over operating free-air temperature range (unless otherwise noted) (1)
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
Voltage | AVDD to GND | –0.3 | +6 | V | |
Digital input voltage to GND | –0.3 | +AVDD + 0.3 | V | ||
VOUT to GND | –0.3 | +AVDD + 0.3 | V | ||
TJ | Junction temperature | 150 | °C | ||
Tstg | Storage temperature | –65 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±1000 | V |
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | ±500 |
over operating free-air temperature range (unless otherwise noted)
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
TA | Operating temperature | –40 | 125 | °C | |
AVDD | Supply voltage | 2 | 5.5 | V |
THERMAL METRIC(1) | DACx311 | UNIT | |
---|---|---|---|
DCK (SC70) | |||
6 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 216.4 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 52.1 | °C/W |
RθJB | Junction-to-board thermal resistance | 65.9 | °C/W |
ψJT | Junction-to-top characterization parameter | 1.3 | °C/W |
ψJB | Junction-to-board characterization parameter | 65.2 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | N/A | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
STATIC PERFORMANCE(1) | |||||||
DAC5311 | Resolution | 8 | Bits | ||||
DAC6311 | 10 | Bits | |||||
DAC7311 | 12 | Bits | |||||
DAC5311 | Relative accuracy | Measured by the line passing through codes 3 and 252 | ±0.01 | ±0.25 | LSB | ||
DAC6311 | Measured by the line passing through codes 12 and 1012 | ±0.06 | ±0.5 | LSB | |||
DAC7311 | Measured by the line passing through codes 30 and 4050 | ±0.3 | ±1 | LSB | |||
DAC5311 | Differential nonlinearity | ±0.01 | ±0.25 | LSB | |||
DAC6311 | ±0.03 | ±0.5 | LSB | ||||
DAC7311 | ±0.2 | ±1 | LSB | ||||
Offset error | Measured by the line passing through two codes(2) | ±0.05 | ±4 | mV | |||
Offset error drift | 3 | μV/°C | |||||
Zero code error | All zeros loaded to the DAC register | 0.2 | mV | ||||
Full-scale error | All ones loaded to DAC register | 0.04 | 0.2 | % of FSR | |||
Gain error | 0.05 | ±0.15 | % of FSR | ||||
Gain temperature coefficient | AVDD = 5 V | ±0.5 | ppm of FSR/°C | ||||
AVDD = 2.0 V | ±1.5 | ||||||
OUTPUT CHARACTERISTICS | |||||||
Output voltage range | 0 | AVDD | V | ||||
Output voltage settling time(3) | RL = 2 kΩ, CL = 200 pF, AVDD =
5 V, 1/4 scale to 3/4 scale |
6 | 10 | μs | |||
RL = 2 MΩ, CL = 470 pF |
12 | μs | |||||
Slew rate | 0.7 | V/μs | |||||
Capacitive load stability | RL = ∞ | 470 | pF | ||||
RL = 2 kΩ | 1000 | pF | |||||
Code change glitch impulse | 1 LSB change around major carry | 0.5 | nV-s | ||||
Digital feedthrough | 0.5 | nV-s | |||||
Power-on glitch impulse | RL = 2 kΩ, CL = 200 pF, AVDD = 5 V | 17 | mV | ||||
DC output impedance | 0.5 | Ω | |||||
Short circuit current | AVDD = 5 V | 50 | mA | ||||
AVDD = 3 V | 20 | mA | |||||
Power-up time | Coming out of power-down mode | 50 | μs | ||||
AC PERFORMANCE | |||||||
SNR | TA = 25°C, BW = 20 kHz, 12-bit level, AVDD = 5 V, fOUT = 1 kHz, 1st 19 harmonics removed for SNR calculation |
81 | dB | ||||
THD | –65 | dB | |||||
SFDR | 65 | dB | |||||
SINAD | 65 | dB | |||||
DAC output noise density(4) | TA = 25°C, at zero-scale input, fOUT = 1 kHz, AVDD = 5 V |
17 | nV/√Hz | ||||
TA = 25°C, at mid-code input, fOUT = 1 kHz, AVDD = 5 V |
110 | nV/√Hz | |||||
DAC output noise(5) | TA= +25°C, at mid-code input, 0.1 Hz to 10 Hz, AVDD = 5 V |
3 | μVPP | ||||
LOGIC INPUTS(3) | |||||||
Input current | ±1 | μA | |||||
VINL, Input low voltage | AVDD = 2.7 V to 5.5 V | 0.3 × AVDD | V | ||||
AVDD = 2.0 V to 2.7 V | 0.1 × AVDD | V | |||||
VINH, Input high voltage | AVDD = 2.7 V to 5.5 V | 0.7 × AVDD | V | ||||
AVDD = 2.0 V to 2.7 V | 0.9 × AVDD | V | |||||
Pin capacitance | 1.5 | 3 | pF | ||||
POWER REQUIREMENTS | |||||||
AVDD | 2.0 | 5.5 | V | ||||
IDD | Normal mode | VINH = AVDD and VINL = GND, at midscale code(6) | AVDD = 3.6 V to 5.5 V | 110 | 180 | μA | |
AVDD = 2.7 V to 3.6 V | 95 | 150 | μA | ||||
AVDD = 2.0 V to 2.7 V | 80 | 140 | μA | ||||
All power-down mode | VINH = AVDD and VINL = GND, at midscale code(6) | AVDD = 3.6 V to 5.5 V | 0.5 | 3.5 | μA | ||
AVDD = 2.7 V to 3.6 V | 0.4 | 3 | μA | ||||
AVDD = 2.0 V to 2.7 V | 0.1 | 2 | μA | ||||
Power dissipation | Normal mode | VINH = AVDD and VINL = GND, at midscale code(6) | AVDD = 3.6 V to 5.5 V | 0.55 | 0.99 | mW | |
AVDD = 2.7 V to 3.6 V | 0.25 | 0.54 | mW | ||||
AVDD = 2.0 V to 2.7 V | 0.14 | 0.38 | mW | ||||
All power-down mode | VINH = AVDD and VINL = GND, at midscale code(6) | AVDD = 3.6 V to 5.5 V | 2.50 | 19.2 | µW | ||
AVDD = 2.7 V to 3.6 V | 1.08 | 10.8 | µW | ||||
AVDD = 2.0 V to 2.7 V | 0.72 | 8.1 | µW |
at –40°C to 125°C, and AVDD = 2 V to 5.5 V (unless otherwise noted)(1)
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
f(SCLK) | Serial clock frequency | AVDD = 2.0 V to 3.6 V | 20 | MHz | ||
AVDD = 3.6 V to 5.5 V | 50 | |||||
t1 | SCLK cycle time | AVDD = 2.0 V to 3.6 V | 50 | ns | ||
AVDD = 3.6 V to 5.5 V | 20 | |||||
t2 | SCLK high time | AVDD = 2.0 V to 3.6 V | 25 | ns | ||
AVDD = 3.6 V to 5.5 V | 10 | |||||
t3 | SCLK low time | AVDD = 2.0 V to 3.6 V | 25 | ns | ||
AVDD = 3.6 V to 5.5 V | 10 | |||||
t4 | SYNC to SCLK rising edge setup time | AVDD = 2.0 V to 3.6 V | 0 | ns | ||
AVDD = 3.6 V to 5.5 V | 0 | |||||
t5 | Data setup time | AVDD = 2.0 V to 3.6 V | 5 | ns | ||
AVDD = 3.6 V to 5.5 V | 5 | |||||
t6 | Data hold time | AVDD = 2.0 V to 3.6 V | 4.5 | ns | ||
AVDD = 3.6 V to 5.5 V | 4.5 | |||||
t7 | SCLK falling edge to SYNC rising edge | AVDD = 2.0 V to 3.6 V | 0 | ns | ||
AVDD = 3.6 V to 5.5 V | 0 | |||||
t8 | Minimum SYNC high time | AVDD = 2.0 V to 3.6 V | 50 | ns | ||
AVDD = 3.6 V to 5.5 V | 20 | |||||
t9 | 16th SCLK falling edge to SYNC falling edge | AVDD = 2.0 V to 3.6 V | 100 | ns | ||
AVDD = 3.6 V to 5.5 V | 100 | |||||
t10 | SYNC rising edge to 16th SCLK
falling edge (for successful SYNC interrupt) |
AVDD = 2.0 V to 3.6 V | 15 | ns | ||
AVDD = 3.6 V to 5.5 V | 15 |