ZHCSLT5C December   2009  – October 2020 TPS2560 , TPS2561

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 ESD Ratings: Surge
    4. 7.4 Recommended Operating Conditions
    5. 7.5 Thermal Information
    6. 7.6 Electrical Characteristics
    7. 7.7 Dissipation Ratings
    8. 7.8 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Overcurrent Conditions
      2. 9.3.2 FAULTx Response
      3. 9.3.3 Undervoltage Lockout (UVLO)
      4. 9.3.4 Enable ( ENx or ENx)
      5. 9.3.5 Thermal Sense
    4. 9.4 Device Functional Modes
  10. 10Power Supply Recommendations
    1. 10.1 Self-Powered and Bus-Powered Hubs
    2. 10.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Power Dissipation
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 接收文档更新通知
    2. 12.2 支持资源
    3. 12.3 Trademarks
    4. 12.4 静电放电警告
    5. 12.5 术语表
  13. 13Mechanical, Packaging, and Orderable Information

Dissipation Ratings

BOARD PACKAGE THERMAL RESISTANCE(2)
RθJA
THERMAL RESISTANCE
RθJC
TA ≤ 25°C
POWER RATING
High-K(1) DRC 41.6 °C/W 10.7 °C/W 2403 mW
The JEDEC high-K (2s2p) board used to derive this data was a 3-in × 3-in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.