ZHCSJ79C December   2018  – January 2022 AWR1843

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 功能方框图
  5. 5 Revision History
  6. 6 Device Comparison
    1. 6.1 Related Products
  7. 7 Terminal Configuration and Functions
    1. 7.1 Pin Diagram
    2. 7.2 Signal Descriptions
      1. 7.2.1 Signal Descriptions - Digital
      2. 7.2.2 Signal Descriptions - Analog
    3. 7.3 Pin Attributes
  8. 8 Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Power-On Hours (POH)
    4. 8.4  Recommended Operating Conditions
    5. 8.5  Power Supply Specifications
    6. 8.6  Power Consumption Summary
    7. 8.7  RF Specification
    8. 8.8  CPU Specifications
    9. 8.9  Thermal Resistance Characteristics for FCBGA Package [ABL0161]
    10. 8.10 Timing and Switching Characteristics
      1. 8.10.1  Power Supply Sequencing and Reset Timing
      2. 8.10.2  Input Clocks and Oscillators
        1. 8.10.2.1 Clock Specifications
      3. 8.10.3  Multibuffered / Standard Serial Peripheral Interface (MibSPI)
        1. 8.10.3.1 Peripheral Description
        2. 8.10.3.2 MibSPI Transmit and Receive RAM Organization
          1. 8.10.3.2.1 SPI Timing Conditions
          2. 8.10.3.2.2 SPI Controller Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input) (1) (1) (1)
          3. 8.10.3.2.3 SPI Controller Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input) (1) (1) (1)
        3. 8.10.3.3 SPI Peripheral Mode I/O Timings
          1. 8.10.3.3.1 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) (1) (1) (1)
        4. 8.10.3.4 Typical Interface Protocol Diagram (Peripheral Mode)
      4. 8.10.4  LVDS Interface Configuration
        1. 8.10.4.1 LVDS Interface Timings
      5. 8.10.5  General-Purpose Input/Output
        1. 8.10.5.1 Switching Characteristics for Output Timing versus Load Capacitance (CL)
      6. 8.10.6  Controller Area Network Interface (DCAN)
        1. 8.10.6.1 Dynamic Characteristics for the DCANx TX and RX Pins
      7. 8.10.7  Controller Area Network - Flexible Data-rate (CAN-FD)
        1. 8.10.7.1 Dynamic Characteristics for the CANx TX and RX Pins
      8. 8.10.8  Serial Communication Interface (SCI)
        1. 8.10.8.1 SCI Timing Requirements
      9. 8.10.9  Inter-Integrated Circuit Interface (I2C)
        1. 8.10.9.1 I2C Timing Requirements (1)
      10. 8.10.10 Quad Serial Peripheral Interface (QSPI)
        1. 8.10.10.1 QSPI Timing Conditions
        2. 8.10.10.2 Timing Requirements for QSPI Input (Read) Timings (1) (1)
        3. 8.10.10.3 QSPI Switching Characteristics
      11. 8.10.11 ETM Trace Interface
        1. 8.10.11.1 ETMTRACE Timing Conditions
        2. 8.10.11.2 ETM TRACE Switching Characteristics
      12. 8.10.12 Data Modification Module (DMM)
        1. 8.10.12.1 DMM Timing Requirements
      13. 8.10.13 JTAG Interface
        1. 8.10.13.1 JTAG Timing Conditions
        2. 8.10.13.2 Timing Requirements for IEEE 1149.1 JTAG
        3. 8.10.13.3 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Subsystems
      1. 9.3.1 RF and Analog Subsystem
        1. 9.3.1.1 Clock Subsystem
        2. 9.3.1.2 Transmit Subsystem
        3. 9.3.1.3 Receive Subsystem
      2. 9.3.2 Processor Subsystem
      3. 9.3.3 Automotive Interface
      4. 9.3.4 Main Subsystem Cortex-R4F Memory Map
      5. 9.3.5 DSP Subsystem Memory Map
    4. 9.4 Other Subsystems
      1. 9.4.1 ADC Channels (Service) for User Application
        1. 9.4.1.1 GP-ADC Parameter
  10. 10Monitoring and Diagnostics
    1. 10.1 Monitoring and Diagnostic Mechanisms
      1. 10.1.1 Error Signaling Module
  11. 11Applications, Implementation, and Layout
    1. 11.1 Application Information
    2. 11.2 Short- and Medium-Range Radar
    3. 11.3 Reference Schematic
  12. 12Device and Documentation Support
    1. 12.1 Device Nomenclature
    2. 12.2 Tools and Software
    3. 12.3 Documentation Support
    4. 12.4 支持资源
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 术语表
  13. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Packaging Information
    2. 13.2 Tray Information for

8.6 Power Consumption Summary

Table 8-3 and Table 8-4 summarize the power consumption at the power terminals.

Table 8-3 Maximum Current Ratings at Power Terminals
PARAMETER SUPPLY NAME DESCRIPTION MIN TYP MAX UNIT
Current consumption(1) VDDIN, VIN_SRAM, VNWA Total current drawn by all nodes driven by 1.2V rail 1000 mA
VIN_13RF1, VIN_13RF2 Total current drawn by all nodes driven by 1.3V or 1.0V rail (2TX, 4 RX simultaneously)(2) 2000
VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO Total current drawn by all nodes driven by 1.8V rail 850
VIOIN Total current drawn by all nodes driven by 3.3V rail(3) 50
(1) The specified current values are at typical supply voltage level.
(2) Simultaneous 3 Transmitter operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the VOUT_PA pin. In this case, the peak 1-V supply current goes up to 2500 mA. To enable the LDO bypass mode, see the Interface Control document in the mmWave Device Firmware Package.
(3) The exact VIOIN current depends on the peripherals used and their frequency of operation.
Table 8-4 Average Power Consumption at Power Terminals
PARAMETER CONDITION DESCRIPTION MIN TYP MAX UNIT
Average power consumption 1.0-V internal LDO bypass mode 25% Duty Cycle 1TX, 4RX Use Case: Regular mode, 6.4 MSps complex transceiver, 25-ms frame time, 128 chirps, 128 samples/chirp, 5-µs idle time (25% duty cycle), 3us ADC start time and excess ramp time, DSP and HWA active 1.29 W
2TX, 4RX 1.36
3TX, 4RX 1.43
50% Duty Cycle 1TX, 4RX Use Case: Regular mode, 6.4 MSps complex transceiver, 25-ms frame time, 256 chirps, 128 samples/chirp, 5-µs idle time (50% duty cycle), 3us ADC start time and excess ramp time, DSP and HWA active 1.82
2TX, 4RX 1.96
3TX, 4RX 2.08