ISO1500 器件是适用于 TIA/EIA RS-485 和 RS-422 应用的电隔离差动线路 收发器。该器件采用超小型 16 引脚 SSOP 封装,具有一个 3 通道数字隔离器和一个 RS-485 收发器。该收发器的总线引脚受到 IEC ESD 接触放电和 IEC EFT 事件保护。接收器输出具有针对总线开路、短路和空闲情况的失效防护。与其他集成的隔离式 RS-485 解决方案或采用光耦合器和非隔离式 RS-485 收发器的分立式实施相比,ISO1500 的小解决方案尺寸可极大地减少所需的布板空间。
该器件用于长距离通信。隔离会破坏通信节点之间的接地回路,从而获得更大的共模电压范围。经测试,每个器件的对称隔离层可在总线收发器和逻辑电平接口之间按照 UL 1577 标准提供为时 1 分钟的 3000VRMS 隔离。
ISO1500 器件可由 1 侧的 1.71V 至 5.5V 电压供电,从而使器件可与低压 FPGA 和 ASIC 相连接。2 侧的电源电压范围为 4.5V 至 5.5V。该器件支持 -40°C 至 +125°C 的宽工作环境温度范围。
器件型号 | 封装 | 封装尺寸(标称值) |
---|---|---|
ISO1500 | SSOP (16) | 4.90mm × 3.90mm |
Changes from B Revision (May 2019) to C Revision
Changes from A Revision (December 2018) to B Revision
Changes from * Revision (September 2018) to A Revision
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
A | 12 | I/O | Transceiver noninverting input or output (I/O) on the bus side |
B | 13 | I/O | Transceiver inverting input or output (I/O) on the bus side |
D | 6 | I | Driver input |
DE | 5 | I | Driver enable. This pin enables the driver output when high and disables the driver output when low or open. |
GND1 | 2 | — | Ground connection for VCC1 |
8 | |||
GND2 | 9 | — | Ground connection for VCC2 |
15 | |||
NC(1) | 7 | — | No internal connection |
11 | |||
14 | |||
R | 3 | O | Receiver output |
RE | 4 | I | Receiver enable. This pin disables the receiver output when high or open and enables the receiver output when low. |
VCC1 | 1 | — | Logic-side power supply |
VCC2 | 10 | — | Transceiver-side power supply. These pins are not connected internally and must be shorted externally on PCB. |
16 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
VCC1 | Supply voltage, side 1 | -0.5 | 6 | V |
VCC2 | Supply voltage, side 2 | -0.5 | 6 | V |
VIO | Logic voltage level (D, DE, RE, R) | -0.5 | VCC1+0.5(3) | V |
IO | Output current on R pin | -15 | 15 | mA |
VBUS | Voltage on bus pins (A, B, Y, Z w.r.t GND2) | -18 | 18 | V |
TJ | Junction temperature | -40 | 150 | ℃ |
TSTG | Storage temperature | -65 | 150 | ℃ |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 |
All pins except bus pins(1) | ±4000 | V |
Bus terminals to GND2(1) | ±16000 | V | ||
Electrostatic discharge
Charged device model (CDM), per JEDEC specification JESD22-C101 |
All pins(2) | ±1500 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
VCC1 | Supply Voltage, Side 1, 1.8-V operation | 1.71 | 1.89 | V |
Supply Voltage, Side 1, 2.5-V, 3.3-V and 5.5-V operation | 2.25 | 5.5 | V | |
VCC2 | Supply Voltage, Side 2 | 4.5 | 5.5 | V |
VI | Common mode voltage at any bus terminal: A or B | -7 | 12 | V |
VIH | High-level input voltage (D, DE, RE inputs) | 0.7*VCC1 | VCC1 | V |
VIL | Low-level input voltage (D, DE, RE inputs) | 0 | 0.3*VCC1 | V |
VID | Differential input voltage | -12 | 12 | V |
IO | Output current, Driver | -60 | 60 | mA |
IOR | Output current, Receiver | -4 | 4 | mA |
RL | Differential load resistance | 54 | Ω | |
1/tUI | Signaling rate | 1 | Mbps | |
TA | Operating ambient temperature | -40 | 125 | °C |
THERMAL METRIC(1) | ISO1500 | UNIT | |
---|---|---|---|
DBQ (SSOP) | |||
16 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 112.7 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 57.2 | °C/W |
RθJB | Junction-to-board thermal resistance | 64.0 | °C/W |
ΨJT | Junction-to-top characterization parameter | 32.1 | °C/W |
ΨJB | Junction-to-board characterization parameter | 63.7 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | -- | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
PD | Maximum power dissipation (both sides) | VCC1 = VCC2 = 5.5 V, TA=125°C, TJ = 150°C, A-B load = 54 Ω ||50pF, Load on R=15pF
Input a 500kHz 50% duty cycle square wave to D pin with VDE=VCC1, VRE=GND1 |
278 | mW | ||
PD1 | Maximum power dissipation (side-1) | 28 | mW | |||
PD2 | Maximum power dissipation (side-2) | 250 | mW |
PARAMETER | TEST CONDITIONS | SPECIFICATIONS | UNIT | |
---|---|---|---|---|
DBQ-16 | ||||
IEC 60664-1 | ||||
CLR | External clearance (1) | Side 1 to side 2 distance through air | >3.7 | mm |
CPG | External creepage (1) | Side 1 to side 2 distance across package surface | >3.7 | mm |
DTI | Distance through the insulation | Minimum internal gap (internal clearance) | >17 | µm |
CTI | Comparative tracking index | IEC 60112; UL 746A | >600 | V |
Material Group | According to IEC 60664-1 | I | ||
Overvoltage category | Rated mains voltage ≤ 300 VRMS | I-III | ||
DIN VDE V 0884-11:2017-01(2) | ||||
VIORM | Maximum repetitive peak isolation voltage | AC voltage (bipolar) | 566 | VPK |
VIOWM | Maximum isolation working voltage | AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test; | 400 | VRMS |
DC voltage | 566 | VDC | ||
VIOTM | Maximum transient isolation voltage | VTEST = VIOTM , t = 60 s (qualification); VTEST = 1.2 × VIOTM, t = 1 s (100% production) | 4242 | VPK |
VIOSM | Maximum surge isolation voltage
ISO1500 (3) |
Test method per IEC 62368-1, 1.2/50 µs waveform, VTEST = 10000 VPK (qualification) | 4000 | VPK |
qpd | Apparent charge (4) | Method a: After I/O safety test subgroup 2/3, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.2 × VIORM , tm = 10 s | ≤ 5 | pC |
Method a: After environmental tests subgroup 1, Vini = VIOTM, tini = 60 s;
Vpd(m) = 1.6 × VIORM , tm = 10 s |
≤ 5 | |||
Method b1: At routine test (100% production) and preconditioning (type test), Vini = VIOTM, tini = 1 s;
Vpd(m) = 1.875 × VIORM , tm = 1 s |
≤ 5 | |||
CIO | Barrier capacitance, input to output (5) | VIO = 0.4 × sin (2 πft), f = 1 MHz | ~1 | pF |
RIO | Insulation resistance, input to output (5) | VIO = 500 V, TA = 25°C | > 1012 | Ω |
VIO = 500 V, 100°C ≤ TA ≤ 150°C | > 1011 | |||
VIO = 500 V at TS = 150°C | > 109 | |||
Pollution degree | 2 | |||
Climatic category | 40/125/21 | |||
UL 1577 | ||||
VISO | Withstand isolation voltage | VTEST = VISO , t = 60 s (qualification); VTEST = 1.2 × VISO , t = 1 s (100% production) | 3000 | VRMS |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
DBQ-16 PACKAGE | ||||||
IS | Safety input, output, or supply current | RθJA = 67.9°C/W, VI = 5.5 V, TJ = 150°C, TA = 25°C, see Figure 1 | 201 | mA | ||
RθJA = 67.9°C/W, VI = 3.6 V, TJ = 150°C, TA = 25°C, see Figure 1 | 308 | |||||
RθJA = 67.9°C/W, VI = 2.75 V, TJ = 150°C, TA = 25°C, see Figure 1 | 403 | |||||
RθJA = 67.9°C/W, VI = 1.89 V, TJ = 150°C, TA = 25°C, see Figure 1 | 586 | |||||
PS | Safety input, output, or total power | RθJA = 67.9°C/W, TJ = 150°C, TA = 25°C, see Figure 2 | 1105 | mW | ||
TS | Maximum safety temperature | 150 | °C |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
|VOD| | Driver differential-output voltage magnitude | Open circuit voltage, unloaded bus,
4.5 V ≤ VCC2 ≤ 5.5 V |
1.5 | 4.3 | VCC2 | V |
RL = 60 Ω, –7 V ≤ VTEST ≤ 12 V,
4.5 V < VCC2 < 5.5 V (see Figure 19) |
1.5 | 2.5 | V | |||
RL = 100 Ω (see Figure 20), RS-422 load | 2 | 2.9 | V | |||
RL = 54 Ω (see Figure 20), RS-485 load,
4.5 V < VCC2 < 5.5 V |
1.5 | 2.5 | V | |||
Δ|VOD| | Change in differential output voltage between two states | RL = 54 Ω or RL = 100 Ω, see Figure 20 | –50 | 50 | mV | |
VOC | Common-mode output voltage | RL = 54 Ω or RL = 100 Ω, see Figure 20 | 0.5 × VCC2 | 3 | V | |
ΔVOC(SS) | change in steady-state common-mode output voltage between two states | RL = 54 Ω or RL = 100 Ω, see Figure 20 | –50 | 50 | mV | |
VOC(PP) | Peak-to-peak common-mode output voltage | RL = 54 Ω or RL = 100 Ω, see Figure 20 | 300 | mV | ||
IOS | Short-circuit output current | VD = VCC1 or VD = VGND1, VDE = VCC1,
–7 V ≤ VO ≤ 12 V, see Figure 28 |
–175 | 175 | mA | |
Ii | Input current | VD and VDE = 0 V or VD and VDE = VCC1 | –10 | 10 | µA | |
CMTI | Common-mode transient immunity | VD= VCC1 or GND1, VCM = 1200V, See Figure 22 | 85 | 100 | kV/µs |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
Ii1 | Bus input current | VDE = 0 V, VCC2 = 0 V or VCC2 = 5.5 V, One bus input at –7 V or 12 V, other input at 0 V | –100 | 100 | µA | |
VTH+ | Positive-going input threshold voltage | –7 V ≤ Common mode voltage on bus terminals ≤ 12 V | See (1) | –100 | –50 | mV |
VTH– | Negative-going input threshold voltage | –7 V ≤ Common mode voltage on bus terminals ≤ 12 V | –200 | –145 | See (1) | mV |
Vhys | Input hysteresis (VTH+ – VTH–) | –7 V ≤ Common mode voltage on bus terminals ≤ 12 V | 20 | 45 | mV | |
VOH | Output high voltage on the R pin | VCC1=5V+/-10%, IOH = –4 mA, VID = 200 mV | VCC1 – 0.4 | V | ||
VCC1=3.3V+/-10%, IOH = –2 mA, VID = 200 mV | VCC1 – 0.3 | V | ||||
VCC1=2.5V+/-10%, 1.8V+/-5%, IOH = –1 mA, VID = 200 mV | VCC1 – 0.2 | V | ||||
VOL | Output low voltage on the R pin | VCC1=5V+/-10%, IOL = 4 mA, VID = –200 mV | 0.4 | V | ||
VCC1=3.3V+/-10%, IOL = 2 mA, VID = –200 mV | 0.3 | V | ||||
VCC1=2.5V+/-10%, 1.8V+/-5%, IOL = 1 mA, VID = –200 mV | 0.2 | V | ||||
IOZ | Output high-impedance current on the R pin | VR = 0 V or VR = VCC1, VRE = VCC1 | –1 | 1 | µA | |
Ii | Input current on the RE pin | VRE = 0 V or VRE = VCC1 | –10 | 10 | µA | |
CMTI | Common-mode transient immunity | VID = 1.5 V or -1.5 V, VCM= 1200 V , See Figure 22 | 85 | 100 | kV/µs |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
---|---|---|---|---|---|
DRIVER ENABLED, RECEIVER DISABLED | |||||
Logic-side supply current | VD = VCC1, VCC1 = 5 V ± 10% | 2.6 | 4.4 | mA | |
Logic-side supply current | VD = VCC1, VCC1 = 3.3 V ± 10% | 2.6 | 4.4 | mA | |
Logic-side supply current | D = 1Mbps square wave with 50% duty cycle, VCC1 = 5 V ± 10% | 3.2 | 5.1 | mA | |
Logic-side supply current | D = 1Mbps square wave with 50% duty cycle, VCC1 = 3.3 V ± 10% | 3.2 | 5.1 | mA | |
DRIVER ENABLED, RECEIVER ENABLED | |||||
Logic-side supply current | VRE = VGND1, VD = VCC1, VCC1 = 5 V ± 10% | 2.6 | 4.4 | mA | |
Logic-side supply current | VRE = VGND1, VD = VCC1, VCC1 = 3.3 V ± 10% | 2.6 | 4.4 | mA | |
Logic-side supply current | VRE = VGND1, D = 1Mbps square wave with 50% duty cycle, VCC1 = 5 V ± 10%, CL(R)(1) = 15 pF | 3.4 | 5.2 | mA | |
Logic-side supply current | VRE = VGND1, D= 1Mbps square wave with 50% duty cycle, VCC1 = 3.3 V ± 10%, CL(R)(1) = 15 pF | 3.2 | 5.2 | mA | |
DRIVER DISABLED, RECEIVER ENABLED | |||||
Logic-side supply current | V(A-B) ≥ 200 mV, VD = VCC1, VCC1 = 5 V ± 10% | 1.5 | 3.1 | mA | |
Logic-side supply current | V(A-B) ≥ 200 mV, VD = VCC1, VCC1 = 3.3 V ± 10% | 1.5 | 3.1 | mA | |
Logic-side supply current | (A-B) =1Mbps square wave with 50% duty cycle, VD = VCC1, VCC1 = 5 V ± 10%, CL(R)(1) = 15 pF | 1.7 | 3.2 | mA | |
Logic-side supply current | (A-B) = 1Mbps square wave with 50% duty cycle, VD = VCC1, VCC1 = 3.3 V ± 10%, CL(R)(1) = 15 pF | 1.7 | 3.2 | mA | |
DRIVER DISABLED, RECEIVER DISABLED | |||||
Logic-side supply current | VDE = VGND1, VD = VCC1, VCC1 = 5 V ± 10% | 1.5 | 3.1 | mA | |
Logic-side supply current | VDE = VGND1, VD = VCC1, VCC1 = 3.3 V ± 10% | 1.5 | 3.1 | mA |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
---|---|---|---|---|---|
DRIVER ENABLED, BUS UNLOADED | |||||
Bus-side supply current | VD = VCC1, VCC2 = 5 V ± 10% | 2.5 | 4.4 | mA | |
DRIVER ENABLED, BUS LOADED | |||||
Bus-side supply current | VD = VCC1, RL = 54 Ω, VCC2 = 5 V ± 10% | 52 | 70 | mA | |
Bus-side supply current | D =1Mbps square wave with 50% duty cycle, RL = 54 Ω, CL = 50 pF, VCC2 = 5 V ± 10% | 60 | 80 | mA | |
DRIVER DISABLED, BUS LOADED OR UNLOADED | |||||
Bus-side supply current | VD = VCC1, VCC2 = 5 V ± 10% | 2.4 | 3.9 | mA |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
1Mbps DEVICE | ||||||
tr, tf | Differential output rise time and fall time | RL = 54 Ω, CL = 50 pF, see Figure 21 | 210 | 300 | ns | |
tPHL, tPLH | Propagation delay | RL = 54 Ω, CL = 50 pF, see Figure 21 | 210 | 300 | ns | |
PWD | Pulse width distortion(1), |tPHL – tPLH| | RL = 54 Ω, CL = 50 pF, see Figure 21 | 3 | 30 | ns | |
tPHZ, tPLZ | Disable time | See Figure 23, and Figure 24 | 160 | 250 | ns | |
tPZH, tPZL | Enable time | See Figure 23, and Figure 24 | 200 | 400 | ns |