TPS54418 器件一款全功能 6V、4A 同步降压电流模式转换器,具有两个集成的 MOSFET。
TPS54418 器件集成了 MOSFET、通过实施电流模式控制来减少外部组件数量、通过启用高达 2MHz的开关频率来减小电感尺寸,并借助小型 3mm x 3mm 热增强型 QFN 封装尽量减小器件封装尺寸,从而实现小型设计。
TPS54418 器件可在整个温度范围内为多种负载提供电压基准 (VREF) 精度达 ±1% 的精确调节。
通过集成型 30mΩ MOSFET 和典型值为 350μA 的电源电流可使效率得到最大限度提升。通过使用 EN 引脚进入关断模式,关断电源电流可减少至 2µA。
欠压闭锁在内部设定为 2.6V,但可通过使能引脚上的电阻网络设定阈值将之提高。输出电压启动斜坡由软启动引脚控制。一个开漏电源正常信号表示输出处于其标称电压值的 93% 至 107% 之内。频率折返和热关断功能在过流情况下保护器件不受损坏。
要获得更多 SWIFT ™文档,请参见 TI 网站 www.ti.com.cn/swift。
器件型号 | 封装 | 封装尺寸(标称值) |
---|---|---|
TPS54418 | WQFN (16) | 3.00mm × 3.00mm |
Changes from D Revision (December 2014) to E Revision
Changes from C Revision (July 2013) to D Revision
Changes from B Revision (August 2012) to C Revision
PIN | I/O(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
AGND | 5 | G | Analog ground should be electrically connected to GND close to the device. |
BOOT | 13 | I | A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed. |
COMP | 7 | O | Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin. |
EN | 15 | I | Enable pin, internal pull-up current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors. |
GND | 3 | G | Power ground. This pin should be electrically connected directly to the power pad under the device. |
4 | |||
PH | 10 | O | The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET. |
11 | |||
12 | |||
PWRGD | 14 | O | An open drain output, asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-voltage or EN shut down. |
RT/CLK | 8 | I/O | Resistor Timing or External Clock input pin. |
SS | 9 | I/O | Slow-start. An external capacitor connected to this pin sets the output voltage rise time. Soft |
VIN | 1 | I | Input supply voltage, 2.95 V to 6 V. |
2 | |||
16 | |||
VSENSE | 6 | I | Inverting node of the transconductance (gm) error amplifier. |
Thermal Pad | G | GND pin should be connected to the exposed power pad for proper operation. This power pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance. |
MIN | MAX | UNIT | ||
---|---|---|---|---|
Input voltage | EN, PWRGD, VIN | –0.3 | 7 | V |
RT/CLK | –0.3 | 6 | ||
COMP, SS, VSENSE | –0.3 | 3 | ||
BOOT | VPH+ 8 V | |||
Output voltage | BOOT-PH | 8 | V | |
PH | –0.6 | 7 | ||
PH (10 ns transient) | –2 | 7 | ||
Source current | EN, RT/CLK | 100 | µA | |
Sink current | COMP, SS | 100 | µA | |
PWRGD | 10 | mA | ||
Operating junction temperature, TJ | –40 | 150 | °C | |
Storage temperature, Tstg | –65 | 150 | °C |