LMR33630 SIMPLE SWITCHER® 稳压器是一款简单易用的同步降压直流/直流转换器,可提供出色的效率,适用于条件严苛的工业应用。LMR33630 能够使用高达 36V 的输入电压驱动高达 3A 的负载电流,还以超小的解决方案尺寸提供出色的轻负载效率和输出精度。电源正常状态标志和精密使能端等特性有助于实现灵活而又易用的解决方案,适用于广泛的应用。LMR33630 在轻负载条件下自动折返频率以提高效率。此器件通过集成技术省去了大部分外部元件,并提供专为实现简单 PCB 布局而设计的引脚排列方式。保护特性包括热关断、输入欠压锁定、逐周期电流限制和断续短路保护。LMR33630 采用 8 引脚 HSOIC 封装和具有可湿性侧面的 12 引脚 3mm × 2mm 新一代 VQFN 封装。该器件还具有符合 AEC-Q100 标准的版本。
器件型号 | 封装(1) | 封装尺寸(标称值) |
---|---|---|
LMR33630 | HSOIC (8) | 5.00mm × 4.00mm |
LMR33630 | VQFN (12) | 3.00mm × 2.00mm |
Changes from Revision E (May 2020) to Revision F (November 2020)
Changes from Revision D (March 2019) to Revision E (May 2020)
Changes from Revision C (June 2018) to Revision D (March 2019)
Changes from Revision B (April 2018) to Revision C (June 2018)
Changes from Revision A (February 2018) to Revision B (April 2018)
Changes from Revision * (August 2017) to Revision A (February 2018)
DEVICE OPTION | PACKAGE | FREQUENCY | RATED CURRENT | OUTPUT VOLTAGE |
---|---|---|---|---|
LMR33630ADDA | DDA (8-pin HSOIC) 5 × 4 mm |
400 kHz | 3 A | Adjustable |
LMR33630BDDA | 1400 kHz | 3 A | ||
LMR33630CDDA | 2100 kHz | 3 A | ||
LMR33630ARNX | RNX (12-pin VQFN) 3 × 2 × 0.85 mm |
400 kHz | 3 A | Adjustable |
LMR33630BRNX | 1400 kHz | 3 A | ||
LMR33630CRNX | 2100 kHz | 3 A |
PIN | TYPE | DESCRIPTION | ||
---|---|---|---|---|
HSOIC | VQFN | NAME | ||
1 | 1,11 | PGND | G | Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces. |
2 | 2,10 | VIN | P | Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and PGND. |
3 | 9 | EN | A | Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN; Do not float. |
4 | 8 | PG | A | Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be left open when not used. |
5 | 7 | FB | A | Feedback input to regulator. Connect to tap point of feedback voltage divider. Do not float. Do not ground. |
6 | 5 | VCC | P | Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1-µF capacitor from this pin to GND. |
7 | 4 | BOOT | P | Boot-strap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. On the VQFN package connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. |
8 | 12 | SW | P | Regulator switch node. Connect to power inductor. On the VQFN package connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. |
THERMAL PAD |
6 | AGND | G | Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB. For the HSOIC package, the pad on the bottom of the device serves as both the AGND connection and a thermal connection to the heat sink ground plane. This pad must be soldered to a ground plane to achieve good electrical and thermal performance. |
— | 3 | NC | — | On the VQFN package the SW pin must be connected to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. This pin has no internal connection to the regulator. |
A = Analog, P = Power, G = Ground |
PARAMETER | MIN | MAX | UNIT | |
---|---|---|---|---|
Voltages | VIN to PGND | –0.3 | 38 | V |
EN to AGND(2) | –0.3 | VIN + 0.3 | ||
FB to AGND | –0.3 | 5.5 | ||
PG to AGND(2) | 0 | 22 | ||
AGND to PGND | –0.3 | 0.3 | ||
SW to PGND | –0.3 | VIN + 0.3 | V | |
SW to PGND less than 100-ns transients | –3.5 | 38 | ||
BOOT to SW | –0.3 | 5.5 | ||
VCC to AGND(4) | –0.3 | 5.5 | ||
TJ | Junction temperature(3) | –40 | 150 | °C |
Tstg | Storage temperature | –55 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM) (1) | ±2500 | V |
Charged-device model (CDM) (2) | ±750 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
Input voltage | VIN to PGND | 3.8 | 36 | V |
EN (2) | 0 | VIN | ||
PG(2) | 0 | 18 | ||
Adjustable output voltage | VOUT(3) | 1 | 24 | V |
Output current | IOUT | 0 | 3 | A |
THERMAL METRIC(1) (2) | LMR336x0 | UNIT | ||
---|---|---|---|---|
DDA (HSOIC) | RNX (VQFN) | |||
8 PINS | 12 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 42.9(2) | 72.5(2) | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 54 | 35.9 | °C/W |
RθJB | Junction-to-board thermal resistance | 13.6 | 23.3 | °C/W |
ψJT | Junction-to-top characterization parameter | 4.3 | 0.8 | °C/W |
ψJB | Junction-to-board characterization parameter | 13.8 | 23.5 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | 4.3 | N/A | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
SUPPLY VOLTAGE | ||||||
VIN | Minimum operating input voltage | 3.8 | V | |||
IQ | Non-switching input current; measured at VIN pin (2) | VFB = 1.2 V | 24 | 34 | µA | |
ISD | Shutdown quiescent current; measured at VIN pin | EN = 0 | 5 | 10 | µA | |
ENABLE | ||||||
VEN-VCC-H | EN input level required to turn on internal LDO | Rising threshold | 1 | V | ||
VEN-VCC-L | EN input level required to turn off internal LDO | Falling threshold | 0.3 | V | ||
VEN-H | EN input level required to start switching | Rising threshold | 1.2 | 1.231 | 1.26 | V |
VEN-HYS | Hysteresis below VEN-H | Hysteresis below VEN-H; falling | 100 | mV | ||
ILKG-EN | Enable input leakage current | VEN = 3.3 V | 0.2 | nA | ||
INTERNAL SUPPLIES | ||||||
VCC | Internal LDO output voltage appearing at the VCC pin | 6 V ≤ VIN ≤ 36 V | 4.75 | 5 | 5.25 | V |
VBOOT-UVLO | Bootstrap voltage undervoltage lock-out threshold(3) | 2.2 | V | |||
VOLTAGE REFERENCE (FB PIN) | ||||||
VFB | Feedback voltage; ADJ option | 0.985 | 1 | 1.015 | V | |
IFB | Current into FB pin; ADJ option | FB = 1 V | 0.2 | 50 | nA | |
CURRENT LIMITS(4) | ||||||
ISC | High-side current limit | LMR33630 | 3.85 | 4.5 | 5.05 | A |
ILIMIT | Low-side current limit | LMR33630 | 2.9 | 3.5 | 4.1 | A |
IPEAK-MIN | Minimum peak inductor current | LMR33630 | 0.69 | A | ||
IZC | Zero current detector threshold | -0.106 | A | |||
SOFT START | ||||||
tSS | Internal soft-start time | 2.9 | 4 | 6 | ms | |
POWER GOOD (PG PIN) | ||||||
VPG-HIGH-UP | Power-good upper threshold - rising | % of FB voltage | 105% | 107% | 110% | |
VPG-HIGH-DN | Power-good upper threshold - falling | % of FB voltage | 103% | 105% | 108% | |
VPG-LOW-UP | Power-good lower threshold - rising | % of FB voltage | 92% | 94% | 97% | |
VPG-LOW-DN | Power-good lower threshold - falling | % of FB voltage | 90% | 92% | 95% | |
tPG | Power-good glitch filter delay(1) | 60 | 170 | µs | ||
RPG | Power-good flag RDSON | VIN = 12 V, VEN = 4 V | 76 | 150 | Ω | |
VEN = 0 V | 35 | 60 | ||||
VIN-PG | Minimum input voltage for proper PG function | 50-µA, EN = 0 V | 2 | V | ||
VPG | PG logic low output | 50-µA, EN = 0 V, VIN = 2V | 0.2 | V | ||
OSCILLATOR | ||||||
ƒSW | Switching frequency | "A" Version | 340 | 400 | 460 | kHz |
ƒSW | Switching frequency | "B" Version | 1.2 | 1.4 | 1.6 | MHz |
ƒSW | Switching frequency | "C" Version, DDA package | 1.8 | 2.1 | 2.4 | MHz |
ƒSW | Switching frequency | "C" Version, RNX package | 1.8 | 2.1 | 2.3 | MHz |
MOSFETS | ||||||
RDS-ON-HS | High-side MOSFET ON-resistance | RNX package | 75 | 145 | mΩ | |
RDS-ON-HS | High-side MOSFET ON-resistance | DDA package | 95 | 160 | mΩ | |
RDS-ON-LS | Low-side MOSFET ON-resistance | RNX package | 50 | 95 | mΩ | |
RDS-ON-LS | Low-side MOSFET ON-resistance | DDA package | 66 | 110 | mΩ |
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
tON-MIN | Minimum switch on-time | RNX package | 68 | 80 | ns | |
tON-MIN | Minimum switch on-time | DDA package | 75 | 108 | ns | |
tOFF-MIN | Minimum switch off-time | RNX package | 52 | 70 | ns | |
tOFF-MIN | Minimum switch off-time | DDA package | 50 | 85 | ns | |
tON-MAX | Maximum switch on-time | 7 | 9 | µs |