

#### 低 Io, 单升压双同步降压稳压器

查询样品: TPS43330A-Q1

#### 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
  - 器件温度 **1** 级: **-40**<sup>℃</sup> 至 **+125**<sup>℃</sup> 的环境运行温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件充电器件模型 (CDM) ESD 分类等级 C2
- 两个同步降压控制器
- 一个预升压控制器
- 当启用升压时,输入电压范围高达 40V,(瞬态电压高达 60V),运行电压低至 2V
- 低功耗模式 I<sub>Q</sub>: 30μA (一个降压控制器打 开),35μA (两个降压控制器打开)
- 低关断电流 I<sub>sh</sub><4µA</li>
- 降压输出范围 0.9 至 11V
- 可选升压输出: 7V, 8.85V 或者 10V
- 可编程频率和外部同步范围为 150 至 600kHz
- 独立的使能输入(ENA, ENB, ENC)
- 轻负载时,可选择强制持续模式或自动低功耗模式
- 感应电阻器或者电感器直流电阻 (DCR) 感测对于降 压控制器
- 降压通道之间的异相开关
- 峰值栅极驱动电流 1.5A

耐热增强型 38 引脚散热薄型小外形尺寸封装 (HTSSOP)(DAP) PowerPAD™ 封装

#### 应用范围

- 汽车电子启动/停止、信息娱乐、导航仪表板系统
- 工业和汽车用多轨直流配电系统和电子控制单元

#### 说明

TPS43330A-Q1 包括两个电流模式同步降压控制器和一个电压模式升压控制器。 此器件非常适合于作为对  $I_Q$ 要求较低的预稳压器级,并且适用于在遇到由意外事件引起的电源中断时,需要不对系统造成损害的应用。集成升压控制器使得器件能够在输入低至 2V 时运行,而又不会出现降压稳压器输出级的下降。 在轻负载时,可以启用降压控制器来在自动低功耗模式下运行,消耗的静态电流仅为  $30\mu A$ 。

降压控制器有独立的软启动功能和电源正常指示器。 降压控制器中的电流折返和升压控制器中的逐周期电流 限制提供了外部金属氧化物半导体场效应晶体管 (MOSFET) 保护。 开关频率可在 150kHz 至 600kHz 之间进行设定或者可将它与一个处于同一范围内的外部 时钟同步。




图 1. 典型应用图

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### PACKAGE AND ORDERING INFORMATION

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ABSOLUTE MAXIMUM RATINGS(1)

			MIN	MAX	UNIT
Voltage	Input voltage: VIN, VBAT	-0.3	60	V	
	Ground: PGNDA-AGND, PGNDB-AGND		-0.3	0.3	V
	Enable inputs: ENA, ENB		-0.3	60	V
	Bootstrap inputs: CBA, CBB		-0.3	68	V
	Bootstrap inputs: CBA-PHA, CBB-PHB		-0.3	8.8	V
	Phase inputs: PHA, PHB		-0.7	60	V
	Phase inputs: PHA, PHB (for 150 ns)		-1	60	V
	Feedback inputs: FBA, FBB		-0.3	13	V
Voltage (buck function:	Error-amplifier outputs: COMPA, COMPB		-0.3	13	V
BuckA and BuckB)	High-side MOSFET drivers: GA1-PHA, GB1-PHB		-0.3	8.8	V
	Low-side MOSFET drivers: GA2-PGNDA, GB2-PGNDB		-0.3	8.8	V
	Current-sense voltage: SA1, SA2, SB1, SB2		-0.3	13	V
	Soft start: SSA, SSB	-0.3	13	V	
	Power-good outputs: PGA, PGB	-0.3	13	V	
	Power-good delay: DLYAB	-0.3	13	V	
	Switching-frequency timing resistor: RT	-0.3	13	V	
	SYNC, EXTSUP		-0.3	13	V
	Low-side MOSFET driver: GC1-PGNDA	-0.3	8.8	V	
	Error-amplifier output: COMPC	-0.3	13	V	
Voltage (boost function)	Enable input: ENC	-0.3	13	V	
(2000: 14.10.101)	Current-limit sense: DS	-0.3	60	V	
	Output-voltage select: DIV	-0.3	8.8	V	
Voltage	P-channel MOSFET driver: GC2		-0.3	60	V
(PMOS driver)	P-channel MOSFET driver: VIN-GC2		-0.3	8.8	V
	Gate-driver supply: VREG	-0.3	8.8	V	
	Junction temperature: T <sub>J</sub>		-40	150	°C
Temperature	Operating temperature: T <sub>A</sub>		-40	125	°C
	Storage temperature: T <sub>stg</sub>		-55	165	°C
	Human-body model (HBM) AEC-Q100 Classification Level H2		±2		kV
Electrostatic	Charged-device model (CDM) AEC-Q100 Classification	VBAT, ENC, SYNC, VIN	±750		
discharge ratings	Level C2	All other pins	±500		V
	Machine model (MM)	PGA, PGB	±150		v
	IVIACITITE THOUGH (IVIIVI)	All other pins	±200		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to AGND, unless otherwise specified.



#### THERMAL INFORMATION

		TPS4333x-Q1	
	THERMAL METRIC <sup>(1)</sup>	DAP	UNIT
		38 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	27.3	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	19.6	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance (4)	15.9	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	0.24	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	6.6	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	1.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
	Input voltage: VIN, VBAT	4	40	
	Enable inputs: ENA, ENB	0	40	
Buck function:	Boot inputs: CBA, CBB	4	48	
BuckA and BuckB	Phase inputs: PHA, PHB	-0.6	-0.6 40	
voltage	Current-sense voltage: SA1, SA2, SB1, SB2	0	11	
	Power-good output: PGA, PGB	0	11	
	SYNC, EXTSUP	0	9	
	Enable input: ENC	0	9	
Boost function	Voltage sense: DS		40	V
	DIV	0	$V_{REG}$	
	Operating temperature: T <sub>A</sub>	-40	125	°C



#### DC ELECTRICAL CHARACTERISTICS

 $V_{IN} = 8 \text{ V}$  to 18 V.  $T_{I} = -40^{\circ}\text{C}$  to +150°C (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
1.0	Input Supply						
1.1	V <sub>BAT</sub>	Supply voltage	Boost controller enabled, after satisfying initial start-up condition	2		40	V
1.2	V <sub>IN</sub>	Input voltage required for device on initial start-up		6.5		40	V
1.2	VIN	Buck regulator operating range after initial start-up		4		40	V
1.3	V	Buck undervoltage lockout	V <sub>IN</sub> falling. After a reset, initial start-up conditions may apply. (1)	3.5	3.6	3.8	V
1.3	V <sub>IN(UV)</sub>	Buck undervoltage lockout	V <sub>IN</sub> rising. After a reset, initial start-up conditions may apply. (1)		3.8	4	V
1.4	V <sub>BOOST_UNLOC</sub> K	Boost unlock threshold	V <sub>BAT</sub> rising	8.2	8.5	8.8	V
			V <sub>IN</sub> = 13 V, BuckA: LPM, BuckB: off, T <sub>A</sub> = 25°C		30	40	/
1.5	$I_{Q\_LPM}$	LPM quiescent current:	V <sub>IN</sub> = 13 V, BuckB: LPM, BuckA: off, T <sub>A</sub> = 25°C		30	40	μA
			V <sub>IN</sub> = 13 V, BuckA, B: LPM, T <sub>A</sub> = 25°C		35	45	μA
		I DM suissant s	V <sub>IN</sub> = 13 V, BuckA: LPM, BuckB: off, T <sub>A</sub> = 125°C		40	50	μA
1.6	$I_{Q\_LPM}$	LPM quiescent current:	V <sub>IN</sub> = 13 V, BuckB: LPM, BuckA: off, T <sub>A</sub> = 125°C		40	30	μ
			V <sub>IN</sub> = 13 V, BuckA, B: LPM, T <sub>A</sub> = 125°C		45	55	μA
			SYNC = HIGH, T <sub>A</sub> = 25°C				
1.7	I <sub>Q_NRM</sub>	Quiescent current:	V <sub>IN</sub> = 13 V, BuckA: CCM, BuckB: off, T <sub>A</sub> = 25°C	4.85		5.3	m
1.7		normal (PWM) mode <sup>(2)</sup>	V <sub>IN</sub> = 13 V, BuckB: CCM, BuckA: off, T <sub>A</sub> = 25°C				
			V <sub>IN</sub> = 13 V, BuckA, B: CCM, T <sub>A</sub> = 25°C		7	7.6	
			SYNC = HIGH, T <sub>A</sub> = 125°C				
4.0		Quiescent current:	V <sub>IN</sub> = 13 V, BuckA: CCM, BuckB: off, T <sub>A</sub> = 125°C		5	5.5	
1.8	I <sub>Q_NRM</sub>	normal (PWM) mode <sup>(2)</sup>	V <sub>IN</sub> = 13 V, BuckB: CCM, BuckA: off, T <sub>A</sub> = 125°C				m/
			V <sub>IN</sub> = 13 V, BuckA, B: CCM, T <sub>A</sub> = 125°C		7.5	8	
1.9	I <sub>bat_sh</sub>	Shutdown current	BuckA, B: off, V <sub>BAT</sub> = 13 V , T <sub>A</sub> = 25°C		2.5	4	μA
1.10	I <sub>bat_sh</sub>	Shutdown current	BuckA, B: off, V <sub>BAT</sub> = 13 V, T <sub>A</sub> = 125°C		3	5	μ
1.11	VIN <sub>LPMexit</sub>	VIN level to exit LPM	V <sub>IN</sub> falling	7.7	8	8.3	V
1.12	VIN <sub>LPMentry</sub>	VIN level to enable entering LPM	V <sub>IN</sub> rising	8.2	8.5	8.8	V
1.13	VIN <sub>LPMhys</sub>	Hysteresis	V <sub>IN</sub> rising or falling	0.4	0.5	0.6	V
2.0	-	V <sub>BAT</sub> - Undervoltage Lockout	,			I	
			V <sub>BAT</sub> falling. After a reset, initial start-up conditions may apply. <sup>(1)</sup>	1.8	1.9	2	V
2.1	V <sub>BAT(UV)</sub>	Boost-input undervoltage	V <sub>BAT</sub> rising. After a reset, initial start-up conditions may apply. (1)	2.4	2.5	2.6	V
2.2	UVLO <sub>Hys</sub>	Hysteresis		500	600	700	m\
2.3	UVLO <sub>filter</sub>	Filter time			5		μ
3.0	Input Voltage	V <sub>IN</sub> - Overvoltage Lockout					
3.1	V <sub>OVLO</sub>	Overvoltage shutdown	V <sub>IN</sub> rising V <sub>IN</sub> falling	45 43	46 44	47 45	٧
3 2	OVLO	Hysteresis	VIN IZIIIII	1	2	3	V
3.2	OVLO <sub>Hys</sub>	-		ı	5	3	
3.3	OVLO <sub>filter</sub>	Filter time			5		μ
4.0	Boost Contro	1	DIV Jour V 2 V/to 7 V	0.0	7	7.0	
4.1	V <sub>boost7V</sub>	Boost V <sub>OUT</sub> = 7 V	DIV = low, $V_{BAT} = 2 \text{ V to 7 V}$	6.8	7	7.3	٧
4.6	.,	Boost-enable threshold	Boost V <sub>OUT</sub> = 7 V, V <sub>BAT</sub> falling	7.5	8	8.5	
4.2	V <sub>boost7V-th</sub>	Boost-disable threshold	Boost $V_{OUT} = 7 \text{ V}$ , $V_{BAT}$ rising  Boost $V_{OUT} = 7 \text{ V}$ , $V_{BAT}$ rising or falling	8	8.5	9	V
		Boost hysteresis	Boost V = 7 V. V riging or falling	0.4	0.5	0.6	

 <sup>(1)</sup> If V<sub>BAT</sub> and V<sub>REG</sub> remain adequate, the buck can continue to operate if V<sub>IN</sub> is > 3.8 V.
 (2) Quiescent current specification is non-switching current consumption without including the current in the external-feedback resistor divider.



#### DC ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 8 \text{ V to } 18 \text{ V}, T_{I} = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Boost-enable threshold	Boost V <sub>OUT</sub> = 10 V, V <sub>BAT</sub> falling	10.5	11	11.5	
4.4	V <sub>boost10V-th</sub>	Boost-disable threshold	Boost V <sub>OUT</sub> = 10 V, V <sub>BAT</sub> rising	11	11.5	12	V
		Boost hysteresis	Boost V <sub>OUT</sub> = 10 V, V <sub>BAT</sub> rising or falling	0.4	0.5	0.6	
4.5	V <sub>boost8.85V</sub>	Boost V <sub>OUT</sub> = 8.85 V	$DIV = V_{REG}, V_{BAT} = 2 V \text{ to } 8.85 V$	8.35	8.85	9.35	٧
		Boost-enable threshold	Boost V <sub>OUT</sub> = 8.85 V, V <sub>BAT</sub> falling	9.15	9.85	10.45	
4.6	V <sub>boost8.85V-th</sub>	Boost-disable threshold	Boost V <sub>OUT</sub> = 8.85 V, V <sub>BAT</sub> rising	9.65	10.35	10.85	V
	boosto.oov iii	Boost hysteresis	Boost V <sub>OUT</sub> = 8.85 V, V <sub>BAT</sub> rising or falling	0.4	0.5	0.6	
	Boost-Switch	Current Limit	3 - 4 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5				
4.7	V <sub>DS</sub>	Current-limit sensing	DS input with respect to PGNDA	0.175	0.2	0.225	V
4.8	t <sub>DS</sub>	Leading-edge blanking			200		ns
		or Boost Controller					
4.9		Gate-driver peak current			1.5		Α
4.10	I <sub>GC1 Peak</sub>	Source and sink driver	V <sub>REG</sub> = 5.8 V, I <sub>GC1</sub> current = 200 mA		1.0	2	Ω
4.10	Gate Driver fo	1	VREG = 3.8 V, IGC1 current = 200 IIIA			2	12
4.11		PMOS OFF			10	20	Ω
	r <sub>DS(on)</sub>		V - 125 V V - 5 V	10	10	20	
4.12	I <sub>PMOS_ON</sub>	Gate current	$V_{IN} = 13.5 \text{ V}, V_{GS} = -5 \text{ V}$	10			mA
4.13	t <sub>delay_ON</sub>	Turnon delay	C = 10 nF		5	10	μs
	Boost-Contro	Iler Switching Frequency					
4.14	f <sub>sw-Boost</sub>	Boost switching frequency			f <sub>S\</sub>	<sub>V_Buck</sub> / 2	kHz
4.15	D <sub>Boost</sub>	Boost duty cycle				90%	
	Error Amplifie	er (OTA) for Boost Converters					
4.16	Gm <sub>BOOST</sub>	Forward transconductance	V <sub>BAT</sub> = 12 V	8.0		1.35	mS
	O.I.BOOS1	T of ward transcorradiotarios	V <sub>BAT</sub> = 5 V	0.35		0.65	
5.0	Buck Control	ers					
5.1	$V_{BuckA}$ or $V_{BuckB}$	Adjustable output-voltage range		0.9		11	V
5.2	N/	Internal reference and tolerance voltage in normal mode	Measure FBX pin	0.792	0.8	0.808	V
5.2	V <sub>ref, NRM</sub>			-1%		1%	
F 2	N/	Internal reference and tolerance voltage in low-power mode	Measure FBX pin	0.784	0.8	0.816	V
5.3	V <sub>ref, LPM</sub>			-2%		2%	
5.4	.,	V sense for forward-current limit in CCM	Measured across Sx1 and Sx2, FBx = 0.75 V (low duty-cycle)	60	75	90	mV
5.5	V <sub>sense</sub>	V sense for reverse-current limit in CCM	Measured across Sx1 and Sx2, FBx = 1 V	-65	-37.5	-23	mV
5.6	V <sub>I-Foldback</sub>	V sense for output short	Measured across Sx1 and Sx2, FBx = 0 V	17	32.5	48	mV
5.7	t <sub>dead</sub>	Shoot-through delay, blanking time			20		ns
		High-side minimum on-time			100		ns
5.8	DC <sub>NRM</sub>	Maximum duty cycle (digitally controlled)			98.75%		
5.9	DC <sub>LPM</sub>	Duty cycle, LPM				80%	
	I <sub>LPM_Entry</sub>	LPM entry-threshold load current as fraction of maximum set load current			1%	(3)	
5.10	I <sub>LPM_Exit</sub>	LPM exit-threshold load current as fraction of maximum set load current		(3)	10%		
			Controller				
	High-Side Ext	ernal NMOS Gate Drivers for Buck	Controller				
5.11	High-Side Ext	Gate-driver peak current	Controller		1.5		Α

<sup>(3)</sup> The exit threshold specification is to be always higher than the entry threshold.



#### DC ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 8 \text{ V}$  to 18 V,  $T_{J} = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$  (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low-Side NM	OS Gate Drivers for Buck Controlle	er			U	
5.13	I <sub>GX2_peak</sub>	Gate-driver peak current			1.5		Α
5.14	R <sub>DS ON</sub>	Source and sink driver	V <sub>REG</sub> = 5.8 V, I <sub>GX2</sub> current = 200 mA			2	Ω
	Error Amplifie	er (OTA) for Buck Converters					
5.15	Gm <sub>BUCK</sub>	Transconductance	COMPA, COMPB = 0.8 V, source/sink = 5 µA, test in feedback loop	0.72	1	1.35	mS
6.0	Digital Inputs	ENA, ENB, ENC, SYNC					
6.1	V <sub>IH</sub>	Higher threshold	V <sub>IN</sub> = 13 V	1.7			V
6.2	$V_{IL}$	Lower threshold	V <sub>IN</sub> = 13 V			0.7	V
6.3	R <sub>IH_SYNC</sub>	Pulldown resistance on SYNC	V <sub>SYNC</sub> = 5 V		500		kΩ
6.4	R <sub>IL_ENC</sub>	Pulldown resistance on ENC	V <sub>ENC</sub> = 5 V		500		kΩ
6.5	I <sub>IL_ENx</sub>	Pullup current source on ENA, ENB	V <sub>ENx</sub> = 0 V		0.5	2	μA
7.0	Boost Output	Voltage: DIV				•	
7.1	$V_{IH\_DIV}$	Higher threshold	V <sub>REG</sub> = 5.8 V	$V_{REG} - 0.2$			V
7.2	V <sub>IL_DIV</sub>	Lower threshold				0.2	V
7.3	V <sub>oz_DIV</sub>	Voltage on DIV if unconnected	Voltage on DIV if unconnected		V <sub>REG</sub> / 2		V
8.0		rameter – Buck DC-DC Controllers	,	•			
8.1	f <sub>SW_Buck</sub>	Buck switching frequency	RT pin: GND	360	400	440	kHz
8.2	f <sub>SW_Buck</sub>	Buck switching frequency	RT pin: 60-kΩ external resistor	360	400	440	kHz
8.3	f <sub>SW_adj</sub>	Buck adjustable range with external resistor	RT pin: external resistor	150		600	kHz
8.4	f <sub>SYNC</sub>	Buck synchronization range	External clock input	150		600	kHz
9.0	Internal Gate-	Driver Supply		ļ.		"	
	V <sub>REG</sub>	Internal regulated supply	V <sub>IN</sub> = 8 V to 18 V, V <sub>EXTSUP</sub> = 0 V, SYNC = high	5.5	5.8	6.1	V
9.1		Load regulation	I <sub>VREG</sub> = 0 mA to 100 mA, V <sub>EXTSUP</sub> = 0 V, SYNC = high		0.2%	1%	
		Internal regulated supply	V <sub>EXTSUP</sub> = 8.5 V	7.2	7.5	7.8	V
9.2	V <sub>REG(EXTSUP)</sub>	Load regulation	I <sub>EXTSUP</sub> = 0 mA to 125 mA, SYNC = High V <sub>EXTSUP</sub> = 8.5 V to 13 V		0.2%	1%	
9.3	V <sub>EXTSUP-th</sub>	EXTSUP switch-over voltage threshold	I <sub>VREG</sub> = 0 mA to 100 mA, V <sub>EXTSUP</sub> ramping positive	4.4	4.6	4.8	٧
9.4	V <sub>EXTSUP-Hys</sub>	EXTSUP switch-over hysteresis		150		250	mV
9.5	I <sub>VREG-Limit</sub>	Current limit on VREG	V <sub>EXTSUP</sub> = 0 V, normal mode as well as LPM	100		400	mA
9.6	I <sub>VREG_EXTSUP</sub> -Limit	Current limit on VREG when using EXTSUP	$I_{VREG}$ = 0 mA to 100 mA, $V_{EXTSUP}$ = 8.5 V, SYNC = High	125		400	mA
10.0	Soft Start						
10.1	I <sub>SSx</sub>	Soft-start source current	$V_{SSA}$ and $V_{SSB} = 0 V$	40	50	60	μΑ
11.0	Oscillator (RT	)					
11.1	$V_{RT}$	Oscillator reference voltage			1.2		V
12.0	Power Good /	Delay					
12.1	PG <sub>th1</sub>	Power-good threshold	FBx falling	-5%	-7%	-9%	
12.2	PG <sub>hys</sub>	Hysteresis			2%		
12.3	PG <sub>drop</sub>	Voltage drop	I <sub>PGA</sub> = 5 mA			450	mV
12.4			I <sub>PGA</sub> = 1 mA			100	mV
12.5	PG <sub>leak</sub>	Power-good leakage	V <sub>Sx2</sub> = V <sub>PGx</sub> = 13 V			1	μΑ
12.6	t <sub>deglitch</sub>	Power-good deglitch time		2		16	μs
12.7	t <sub>delay</sub>	Reset delay	External capacitor = 1 nF V <sub>BuckX</sub> < PG <sub>th1</sub>		1		ms
12.8	t <sub>delay_fix</sub>	Fixed reset delay	No external capacitor, pin open		20	50	μs
12.9	I <sub>OH</sub>	Activate current source (current to charge external capacitor)		30	40	50	μA
12.10	I <sub>IL</sub>	Activate current sink (current to discharge external capacitor)		30	40	50	μΑ

www.ti.com.cn

#### **DC ELECTRICAL CHARACTERISTICS (continued)**


 $V_{IN} = 8 \text{ V}$  to 18 V,  $T_{J} = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$  (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
13.0	Overtemperature Protection							
13.1	T <sub>shutdown</sub>	Junction-temperature shutdown threshold		150	165		°C	
13.2	T <sub>hys</sub>	Junction-temperature hysteresis			15		°C	



#### **DEVICE INFORMATION**

#### DAP PACKAGE (TOP VIEW)



#### **PIN FUNCTIONS**

NAME	NO.	I/O	DESCRIPTION
AGND	23	0	Analog ground reference
СВА	5	Ι	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckA. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
СВВ	34	_	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckB. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
СОМРА	13	0	Error amplifier output of BuckA and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckA. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
СОМРВ	26	0	Error amplifier output of BuckB and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckB. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
COMPC	18	0	Error-amplifier output and loop-compensation node of the boost regulator
DIV	36	_	The status of this pin defines the output voltage of the boost regulator. A high input regulates the boost converter at 8.85 V, a low input sets the value at 7 V, and a floating pin sets 10 V. <b>NOTE:</b> DIV = high and ENC = high inhibits low-power mode on the bucks.
DLYAB	21	0	The capacitor at the DLYAB pin sets the power-good delay interval used to de-glitch the outputs of the power-good comparators. Leaving this pin open sets the power-good delay to an internal default value of 20 µs typical.
DS	2	I	This input monitors the voltage on the external boost-converter low-side MOSFET for overcurrent protection. An alternative connection for better noise immunity is to a sense resistor between the source of the low-side MOSFET and ground via a filter network.
ENA	16	I	Enable input for BuckA (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 μA of current.



#### **PIN FUNCTIONS (continued)**

NAME	NO.	I/O	DESCRIPTION
ENB	17	1	Enable input for BuckB (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 $\mu$ A of current. <b>NOTE</b> : DIV = high and ENC = high inhibits low-power mode on the bucks.
ENC	19	I	This input enables and disables the boost regulator. An input voltage higher than 1.7 V enables the controller. Voltages lower than 0.7 V disable the controller. Because this pin provides an internal pulldown resistor (500 k $\Omega$ ), enabling the boost function requires pulling it high. When enabled, the controller starts switching as soon as V <sub>BAT</sub> falls below the boost threshold, depending upon the programmed output voltage.
EXTSUP	37	I	One can use EXTSUP to supply the VREG regulator from one of the TPS43330A-Q1 buck regulator rails to reduce power dissipation in cases where there is an expectation of high VIN. If EXTSUP is unused, leave the pin open without a capacitor installed.
FBA	12	I	Feedback voltage pin for BuckA. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
FBB	27	1	Feedback voltage pin for BuckB. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor-divider network between the buck output and the feedback pin sets the desired output voltage.
GA1	6	0	This output drives the external high-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHA that has a voltage swing provided by CBA.
GA2	8	0	This output drives the external low-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GB1	33	0	This output drives the external high-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHB that has a voltage swing provided by CBB.
GB2	31	0	This output drives the external low-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GC1	3	0	This output drives an external low-side N-channel MOSFET for the boost regulator. This output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GC2	4	0	This pin makes a floating output drive available to control the external P-channel MOSFET. This MOSFET bypasses the boost rectifier diode or a reverse-protection diode when the boost status is non-switching or disabled, and thus reduce power losses.
PGA	15	0	Open-drain power-good indicator pin for BuckA. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value, or if either $V_{IN}$ or $V_{BAT}$ drops below the respective undervoltage threshold.
PGB	24	0	Open-drain power-good indicator pin for BuckB. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value, or if either $V_{IN}$ or $V_{BAT}$ drops below the respective undervoltage threshold.
PGNDA	9	0	Power-ground connection to the source of the low-side N-channel MOSFETs of BuckA
PGNDB	30	0	Power-ground connection to the source of the low-side N-channel MOSFETs of BuckB
PHA	7	0	Switching terminal of buck regulator BuckA, providing a floating ground reference for the high-side MOSFET gate-driver circuitry. PHA senses current reversal in the inductor when discontinuous-mode operation is desired.
PHB	32	0	Switching terminal of buck regulator BuckB, providing a floating ground reference for the high-side MOSFET gate-driver circuitry. PHB senses current reversal in the inductor when discontinuous-mode operation is desired.
RT	22	0	Connecting a resistor to ground on this pin sets the operational switching frequency of the buck and boost controllers. A short circuit to ground on this pin defaults operation to 400 kHz for the buck controllers and 200 kHz for the boost controller.
SA1	10	_	High-impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for
SA2	11	I	each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V <sub>IN</sub> . (SA1 positive node, SA2 negative node).
SB1	29	I	High-impedance differential voltage inputs from the current-sense element (sense resistor or inductor DCR) for
SB2	28	ļ	each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V <sub>IN</sub> . (SB1 positive node, SB2 negative node).
SSA	14	0	Soft-start or tracking input for buck controller BuckA. The buck controller regulates the FBA voltage to the lower of 0.8 V or the SSA pin voltage. An internal pullup current source of 50 µA is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply provides a tracking input to this pin.



#### **PIN FUNCTIONS (continued)**

NAME	NO.	I/O	DESCRIPTION
SSB	25	0	Soft-start or tracking input for buck controller BuckB. The buck controller regulates the FBB voltage to the lower of 0.8 V or the SSB pin voltage. An internal pullup current source of 50 µA is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply provides a tracking input to this pin.
SYNC	20	1	If an external clock is present on this pin, the device detects it and the internal PLL locks onto the external clock, overriding the internal oscillator frequency. The device synchronizes frequencies from 150 to 600 kHz. A high-logic level on this pin ensures forced continuous-mode operation of the buck controllers and inhibits transition to low-power mode. An open or low allows discontinuous-mode operation and entry into low-power mode at light loads.
VBAT	1	1	Battery input sense for the boost controller. If, with the boost controller enabled, the voltage at VBAT falls below the boost threshold, the device activates the boost controller and regulates the voltage at VIN to the programmed boost output voltage.
VIN	38	ı	Main Input pin. VIN is the buck-controller input pin as well as the output of the boost regulator. Additionally, VIN powers the internal control circuits of the device.
VREG	35	0	The device requires an external capacitor on this pin to provide a regulated supply for the gate drivers of the buck and boost controllers. TI recommends capacitance on the order of 4.7 $\mu$ F. The regulator obtains power from either VIN or EXTSUP. This pin has current-limit protection; do not use it to drive any other loads.







Figure 2. Functional Block Diagram



#### TYPICAL CHARACTERISTICS

1 A/DIV



# INDUCTOR = 4.7 μH, R<sub>SENSE</sub> = 10 mΩ FORCED CONTINUOUS MODE (SYNC = 1), 200-mA LOAD 1 A/DIV DISCONTINUOUS MODE (SYNC = 0), 200-mA LOAD

**INDUCTOR CURRENTS (BUCK)** 


V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 5 V, SWITCHING FREQUENCY = 400 kHz

Figure 4.

LOW-POWER MODE (SYNC = 0), 20-mA LOAD

2 µs/DIV

#### BUCK LOAD STEP: FORCED CONTINUOUS MODE (0 TO 4 A AT 2.5 A/µs)



50  $\mu$ s/DIV Figure 5.

#### SOFT-START OUTPUTS (BUCKS)




Figure 6.

## BUCK LOAD STEP: LOW-POWER-MODE ENTRY (4 A TO 90 mA AT 2.5 A/µs)




Figure 7.

### BUCK LOAD STEP: LOW-POWER-MODE EXIT (90 mA TO 4 A AT 2.5 A/µs)





Figure 8.



#### TYPICAL CHARACTERISTICS (continued)



#### LOAD STEP RESPONSE (BOOST) (0 TO 5 A AT 10 A/µs) $V_{BAT}$ (BOOST INPUT) = 5 V, $V_{IN}$ (BOOST OUTPUT) = 10 V, SWITCHING FREQUENCY = 200 KHz, INDUCTOR = 680 nH,

 $R_{SENSE}$  = 10 m $\Omega,~C_{IN}$  = 440  $\mu F,~C_{OUT}$  = 660  $\mu F$ 



Figure 10.

# CRANKING-PULSE BOOST RESPONSE (12 V TO 3 V IN 1 ms AT BUCK OUTPUTS 7.5 AND 11.5 W) $V_{\rm IN}$ (BOOST OUTPUT) = 10 V, BuckA = 5 V AT 1.5 A,

**Output Current (A)** Figure 9.

BuckB = 3.3 V AT 3.5 A, SWITCHING FREQUENCY = 200 kHz, INDUCTOR = 1  $\mu$ H, R<sub>SENSE</sub> = 7.5 m $\Omega$ , C<sub>IN</sub> = 440  $\mu$ F, C<sub>OUT</sub> = 660  $\mu$ F





Figure 11.

# CRANKING-PULSE BOOST RESPONSE (12 V TO 4 V IN 1 ms AT BOOST DIRECT OUTPUT 25 W) $V_{\rm IN}$ (BOOST OUTPUT) = 10 V, BuckA = 5 V AT 1.5 A,

BuckB = 3.3V AT 3.5A, SWITCHING FREQUENCY = 200 kHz, INDUCTOR = 1  $\mu$ H, R<sub>SENSE</sub> = 7.5 m $\Omega$ , C $_{IN}$  = 440  $\mu$ F, C $_{OUT}$  = 660  $\mu$ F



 $\begin{array}{ll} \textbf{INDUCTOR CURRENTS (BOOST)} \\ \textbf{V}_{\text{BAT}} \left( \text{BOOST INPUT} \right) = 5 \text{ V, V}_{\text{IN}} \left( \text{BOOST OUTPUT} \right) = 10 \text{ V,} \end{array}$ SWITCHING FREQUENCY = 200 kHz, INDUCTOR = 1 µH,




Figure 13.



#### TYPICAL CHARACTERISTICS (continued)









Figure 14.













#### **DETAILED DESCRIPTION**

#### **BUCK CONTROLLERS: NORMAL MODE PWM OPERATION**

#### Frequency Selection and External Synchronization

The buck controllers operate using constant-frequency peak-current-mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 and 600 kHz, depending upon the resistor value at the RT pin. A short-circuit to ground at this pin sets the default switching frequency to 400 kHz. Using a resistor at RT, set another frequency according to Equation 1.

$$f_{SW} = \frac{X}{RT}$$
  $(X = 24 \text{ k}\Omega \times \text{MHz})$ 

$$f_{SW} = 24 \times \frac{10^9}{RT} \tag{1}$$

For example,

600 kHz requires 40 kΩ

150 kHz requires 160 kΩ

Synchronizing to an external clock at the SYNC pin in the same frequency range of 150 to 600 kHz is also possible. The device detects clock pulses at this pin, and an internal PLL locks on to the external clock within the specified range. The device also detects a loss of clock at this pin, and on detection of this condition, the device sets the switching frequency to the internal oscillator. The two buck controllers operate at identical switching frequencies, 180 degrees out-of-phase.

#### **Enable Inputs**

Independent enable inputs from the ENA and ENB pins enable the buck controllers. These are high-voltage pins, with a threshold of 1.7 V for the high level, and with which direct connection to the battery is permissible for self-bias. The low threshold is 0.7 V. These pins have internal pullup currents of 0.5  $\mu$ A (typical). As a result, an open circuit on these pins enables the respective buck controllers. When both buck controllers are disabled, the device shuts down and consumes a current of less than 4  $\mu$ A.

#### Feedback Inputs

The resistor-feedback divider network connected to the FBx (feedback) pins sets the output voltage. Choose this network such that the regulated voltage at the FBx pin equals 0.8 V. The FBx pins have a 100-nA pullup current source as a protection feature in case the pins open up as a result of physical damage.

#### **Soft-Start Inputs**

In order to avoid large inrush currents, each buck controller has an independent programmable soft-start timer. The voltage at the SSx pin acts as the soft-start reference voltage. The 1-µA pullup current available at the SSx pins, in combination with a suitably chosen capacitor, generates a ramp of the desired soft-start speed. After start-up, the pullup current ensures that SSx is higher than the internal reference of 0.8 V; 0.8 V then becomes the reference for the buck controllers. Equation 2 calculates the soft-start ramp time:

$$C_{SS} = \frac{I_{SS} \times \Delta t}{\Delta V}$$
 (Farads)

where,

- $I_{SS} = 50 \mu A \text{ (typical)}$
- ∆V = 0.8 V
- $C_{SS}$  is the required capacitor for  $\Delta t$ , the desired soft-start time (2)

An alternative use of the soft-start pins is as tracking inputs. In this case, connect them to the supply to be tracked via a suitable resistor-divider network.



#### **Current-Mode Operation**

Peak-current-mode control regulates the peak current through the inductor to maintain the output voltage at the set value. The error between the feedback voltage at FBx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as the target for the peak inductor current. The device senses the current through the inductor as a differential voltage at Sx1–Sx2 and compares voltage with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at FBx, causing V<sub>COMPx</sub> to fall or rise respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. This process maintains the output voltage in regulation.

The top N-channel MOSFET turns on at the beginning of each clock cycle and stays on until the inductor current reaches the peak value. Once this MOSFET turns off, and after a small delay (shoot-through delay) the lower N-channel MOSFET turns on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, there is a limit on the duty cycle of 95% in order to charge the bootstrap capacitor at CBx, which allows a maximum duty cycle of 98.75% for the buck regulators. During dropout, the buck regulator switches at one-fourth of the normal frequency.

#### **Current Sensing and Current Limit With Foldback**

Clamping of the maximum value of COMPx limits the maximum current through the inductor to a specified value. When the output of the buck regulator (and hence the feedback value at FBx) falls to a low value due to a short circuit or overcurrent condition, the clamped voltage at COMPx successively decreases, thus providing current foldback protection, which protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if a fault condition shorts the output to a high voltage and the low-side MOSFET turns fully on, the COMPx node drops low. A clamp is on the lower end as well in order to limit the maximum current in the low-side MOSFET (reverse-direction current limit).

An external resistor senses the current through the inductor. Choose the sense resistor such that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified value is for low duty cycles only. At typical duty-cycle conditions around 40% (assuming 5 V output and 12 V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics (see Figure 19) provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx1 and Sx2 are high-impedance pins with low leakage across the entire output range, thus allowing DCR current-sensing using the dc resistance of the inductor for higher efficiency. Figure 20 shows DCR sensing. Here, the series resistance (DCR) of the inductor is the sense element. Place the filter components close to the device for noise immunity. Remember that while the DCR sensing gives high efficiency, it is inaccurate due to the temperature sensitivity and a wide variation of the parasitic inductor series resistance. Hence, using the more-accurate sense resistor for current sensing is advantageous.




Figure 20. DCR Sensing Configuration

(3)



#### **Slope Compensation**

Optimal slope compensation, which is adaptive to changes in input voltage and duty cycle, allows stable operation under all conditions. For optimal performance of this circuit, choose the inductor and sense resistor according to the following:

$$\frac{L \times f_{SW}}{R_S} = 200$$

where

- L is the buck-regulator inductor in henries
- R<sub>S</sub> is the sense resistor in ohms
- f<sub>sw</sub> is the buck-regulator switching frequency in hertz

#### **Power-Good Outputs and Filter Delays**

Each buck controller has an independent power-good comparator monitoring the feedback voltage at the FBx pins and indicating whether the output voltage falls below a specified power-good threshold. This threshold has a typical value of 93% of the regulated output voltage. The power-good indicator is available as an open-drain output at the PGx pins. Shutdown of a buck controller causes an internal pulldown of the power-good indicator. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant-current flow through the resistor when the buck controller is powered down.

In order to avoid triggering the power-good indicators due to noise or fast transients on the output voltage, the device uses an internal delay circuit for de-glitching. Similarly, when the output voltage returns to the set value after a long negative transient, assertion of the power-good indicator (release of the open-drain pin) occurs after the same delay. Use of this delay pauses the reset of circuits powered from the buck-regulator rail. Program the duration of the delay by using a suitable capacitor at the DLYAB pin according to Equation 4.

$$\frac{t_{DELAY}}{C_{DLYAB}} = \frac{1 \text{ msec}}{1 \text{ nF}}$$
(4)

When the DLYAB pin is open, the delay setting is for a default value of 20 µs typical. The power-good delay timing is common to both the buck rails, but the power-good comparators and indicators function independently.

#### **Light-Load PFM Mode**

An external clock or a high level on the SYNC pin results in forced continuous-mode operation of the bucks. An open or low on the SYNC pin allows the buck controllers to operate in discontinuous mode at light loads by turning off the low-side MOSFET on detection of a zero-crossing in the inductor current.

In discontinuous mode, as the load decreases, the duration when both the high-side and low-side MOSFETs turn off increases (deep-discontinuous mode). In case the duration exceeds 60% of the clock period and  $V_{BAT} > 8$  V, the buck controller switches to a low-power operation mode. The design ensures that this switching typically occurs at 1% of the set full-load current if the choice of the inductor and sense resistor is as recommended in the Slope Compensation section.

In low-power PFM mode, the buck monitors the FBx voltage and compares it with the 0.8-V internal reference. Whenever the FBx value falls below the reference, the high-side MOSFET turns on for a pulse duration inversely proportional to the difference VIN - Sx2. At the end of this on-time, the high-side MOSFET turns off and the current in the inductor decays until the current becomes zero. The low-side MOSFET does not turn on. The next pulse occurs the next time FBx falls below the reference value. This pulsing results in a constant volt-second  $t_{on}$  hysteretic operation with a total device-quiescent current consumption of 30  $\mu$ A when a single-buck channel is active and of 35  $\mu$ A when both channels are active.

As the load increases, the pulses become more and more frequent and move closer to each other until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion to exit the low-power mode is when VIN falls low enough to require higher than 80% duty cycle of the high-side MOSFET.

The TPS43330A-Q1 supports the full-current load during low-power mode until the transition to normal mode takes place. The design ensures that exit of the low-power mode occurs at 10% (typical) of full-load current if the selection of the inductor and sense resistor is as recommended. Moreover, a hysteresis always exists between the entry and exit thresholds to avoid oscillating between the two modes.



In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for low-power mode entry. With the boost controller enabled, low-power mode is possible only if  $V_{BAT}$  is high enough to prevent the boost from switching and if DIV is open or set to GND. A high ( $V_{REG}$ ) level on DIV inhibits low-power mode, unless ENC is set to low.

#### **Boost Controller**

The boost controller has a fixed-frequency voltage-mode architecture and includes cycle-by-cycle current-limit protection for the external N-channel MOSFET. The boost-controller switching-frequency setting is one-half of the buck-controller switching frequency. An internal resistor-divider network programmable to 7 V, 8.85 V, or 10 V sets the output voltage of the boost controller at the VIN pin, based on the low, open, or high status, respectively, of the DIV pin. The device does not recognize a change of the DIV setting while in the low-power mode.

The active-high ENC pin enables the boost controller, which is active when the input voltage at the VBAT pin has crossed the unlock threshold of 8.5 V at least once. A single threshold crossing arms with the boost controller, which starts switching as soon as  $V_{\rm IN}$  falls below the value set by the DIV pin, regulating the VIN voltage. Thus, the boost regulator maintains a stable input voltage for the buck regulators during transient events such as a cranking pulse at VBAT.

A voltage at the DS pin exceeding 200 mV pulls the CG1 pin low, turning off the boost external MOSFET. Connecting the DS pin to the drain of the MOSFET or to a sense resistor between the MOSFET source and ground achieves cycle-by-cycle overcurrent protection for the MOSFET. Choose the on-resistance of the MOSFET or the value of the sense resistor in such a way that the on-state voltage at DS does not exceed 200 mV at the maximum-load and minimum-input-voltage conditions. When using a sense resistor, TI recommends connecting a filter network between the DS pin and the sense resistor for better noise immunity.

The boost output (VIN) supplies other circuits in the system, however, they should be high-voltage tolerant. The device regulates the boost output to the programmed value only when VIN is low, and so VIN reaches battery levels.




Figure 21. External Drain-Source Voltage Sensing




Figure 22. External Current Shunt Resistor

www.ti.com.cn

#### **Table 1. Mode Control**

SYNC Terminal	Comments
External clock	Device in forced-continuous mode, internal PLL locks into external clock between 150 and 600 kHz.
Low or open	Device enters discontinuous mode. Automatic LPM entry and exit, depending on load conditions
High	Device in forced continuous mode

#### **Table 2. Mode of Operation**

ENA	ENABLE AND INHIBIT PINS		IT PINS	DRIVER STATUS		DEVICE CTATUS	OUIECOENT OURDENT	
ENA	ENB	ENC	SYNC	BUCK CONTROLLERS	BOOST CONTROLLER	DEVICE STATUS	QUIESCENT CURRENT	
Low	Low	Low	Х	Shut down	Disabled	Shutdown	Approximately 4 μA	
Low	High	Low	Low	BuckB runnina	Disabled	BuckB: LPM enabled	Approximately 30 µA (light loads)	
LOW	nigii	LOW	High	Buckb fullling	Disabled	BuckB: LPM inhibited	mA range	
High	Low	Low	Low	BuckA running	Disabled	BuckA: LPM enabled	Approximately 30 µA (light loads)	
nigii	LOW	LOW	High	BuckA fullling	Disabled	BuckA: LPM inhibited	mA range	
I II I-	LUada	1	Low	BuckA and BuckB	BuckA and BuckB: LPM enabled	BuckA and BuckB: LPM enabled	Approximately 35 μA (light loads)	
High	igh High Lo	Low	LOW	High	running	Disabled	BuckA and BuckB: LPM inhibited	mA range
Low	Low	Low	Х	Shut down	Disabled	Shutdown	Approximately 4 µA	
Low	High	gh High	Low		Boost running for V <sub>IN</sub> < set	BuckB: LPM enabled	Approximately 50 μA (no boost, light loads)	
			High		boost output	BuckB: LPM inhibited	mA range	
High	Low	High	Low	BuckA running	Boost running for V <sub>IN</sub> < set	BuckA: LPM enabled	Approximately 50 μA (no boost, light loads)	
			High		boost output	BuckA: LPM inhibited	mA range	
Lliab	Hiab	Hiala	Low	BuckA and BuckB	Boost running for V <sub>IN</sub> < set	BuckA and BuckB: LPM enabled	Approximately 60 μA (no boost, light loads)	
пign	High High Hig		h High High	running	boost output	BuckA and BuckB: LPM inhibited	mA range	



#### **Gate-Driver Supply (VREG, EXTSUP)**

The gate-driver supplies of the buck and boost controllers are from an internal linear regulator whose output (5.8 V typical) is on the VREG pin and requires decoupling with a ceramic capacitor in the range of 3.3 to 10  $\mu$ F. This pin has internal current-limit protection; do not use it to power any other circuits.

VIN powers the VREG linear regulator by default when the EXTSUP voltage is lower than 4.6 V (typical). If there is an expectation of  $V_{IN}$  going to high levels, an excessive power dissipation occurs in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, powering this regulator from the EXTSUP pin, which has a connection to a supply lower than  $V_{IN}$  but high enough to provide the gate drive, is advantageous. When the voltage on EXTSUP is greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input, to provide this advantage. Efficiency improvements are possible when using one of the switching regulator rails from the TPS43330A-Q1 or any other voltage available in the system to power EXTSUP. The maximum voltage for application to EXTSUP is 9 V.




Figure 23. Internal Gate-Driver Supply

Using a voltage above 5.8 V (sourced by VIN) for EXTSUP is advantageous, as this voltage provides a large gate drive and hence better on-resistance of the external MOSFETs.

During low-power mode, the EXTSUP functionality is unavailable. The internal regulator operates as a shunt regulator powered from VIN and has a typical value of 7.5 V. Current-limit protection for VREG is available in low-power mode as well. If EXTSUP is unused, leave the pin open without a capacitor installed.

#### External P-Channel Drive (GC2) and Reverse-Battery Protection

The TPS43330A-Q1 includes a gate driver for an external P-channel MOSFET which connects across the rectifier diode of the boost regulator. Such connection is useful to reduce power losses when the boost controller is not switching. The gate driver provides a swing of 6 V typical below the VIN voltage in order to drive a P-channel MOSFET. When  $V_{BAT}$  falls below the boost-enable threshold, the gate driver turns off the P-channel MOSFET, eliminating the diode bypass.

Another use for the gate driver is to bypass any additional protection diodes connected in series, as shown in Figure 24. Figure 25 also shows a different scheme of reverse battery protection, which may require only a smaller-sized diode to protect the N-channel MOSFET, as the diode conducts only for a part of the switching cycle. Because the diode is not always in the series path, the system efficiency improves.






Figure 24. Reverse-Battery Protection Option 1 for Buck-Boost Configuration




Figure 25. Reverse-Battery Protection Option 2 for Buck-Boost Configuration

#### **Undervoltage Lockout and Overvoltage Protection**

The TPS43330A-Q1 starts up at a VIN voltage of 6.5 V (minimum), required for the internal supply (VREG). Once the device starts up, it operates down to a VIN voltage of 3.6 V; below this voltage level, the undervoltage lockout disables the device.

#### **NOTE**

If  $V_{IN}$  drops,  $V_{REG}$  drops as well which reduces the gate-drive voltage, whereas the digital logic is fully functional. Even if ENC is high, there is a requirement to exceed the boost-unlock voltage of typically 8.5 V once, before boost activation takes place (see the Boost Controller section).

A voltage of 46 V at VIN triggers the overvoltage comparator, which shuts down the device. In order to prevent transient spikes from shutting down the device, the undervoltage and overvoltage protection have filter times of 5 µs (typical).

When the voltages return to the normal-operating region, the enabled switching regulators start including a new soft-start ramp for the buck regulators.

With the boost controller enabled, a voltage less than 1.9 V (typical) on VBAT triggers an undervoltage lockout and pulls the boost-gate driver (GC1) low (this action has a filter delay of 5  $\mu$ s, typical). As a result, VIN falls at a rate dependent on the capacitor and load, eventually triggering VIN undervoltage. A short-falling transient at VBAT even lower than 2 V thus survives if  $V_{BAT}$  returns above 2.5 V before VIN discharges to the undervoltage threshold.



#### **Thermal Protection**

The TPS43330A-Q1 protects from overheating using an internal thermal-shutdown circuit. If the die temperature exceeds the thermal-shutdown threshold of 165°C due to excessive power dissipation (for example, due to fault conditions such as a short circuit at the gate drivers or VREG), the controllers turn off and then restart when the temperature falls by 15°C.

200 kHz

400 kHz



#### APPLICATION INFORMATION

The following example illustrates the design process and component selection for the TPS43330A-Q1. Table 3 lists the design-goal parameters.

	• • •	•	
PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>	BOOST
Input voltage	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	$V_{BAT} = 5 \text{ V (cranking pulse input) to } 30 \text{ V}$
Output voltage, V <sub>OUTx</sub>	5 V	3.3 V	10 V
Maximum output current, I <sub>OUTx</sub>	3 A	2 A	2.5 A
Load-step output tolerance, $\Delta V_{OUT}$ + $\Delta V_{OUT(Ripple)}$	±0.2 V	±0.12 V	±0.5 V
Current output load-step, ΔI <sub>OUTx</sub>	0.1 to 3 A	0.1 to 2 A	0.1 to 2.5 A

**Table 3. Application Example** 

This example is a starting point and theoretical representation of the values for use in the application; improving the performance of the device may require further optimization of the derived components.

400 kHz

#### **Boost Component Selection**

Converter switching frequency, f<sub>SW</sub>

A boost converter operating in continuous-conduction mode (CCM) has a right-half-plane (RHP) zero in its transfer function. The RHP zero relates inversely to the load current and inductor value and directly to the input voltage. The RHP zero limits the maximum bandwidth achievable for the boost regulator. If the bandwidth is too close to the RHP zero frequency, the regulator becomes unstable.

Thus, for high-power systems with low input voltages, choose a low inductor value. A low value increases the amplitude of the ripple currents in the N-channel MOSFET, the inductor, and the capacitors for the boost regulator. Select these components with the ripple-to-RHP zero trade-off in mind and considering the power dissipation effects in the components due to parasitic series resistance.

A boost converter that operates always in the discontinuous mode does not contain the RHP zero in the transfer function. However, designing for the discontinuous mode demands an even lower inductor value that has high ripple currents. Also, ensure that the regulator never enters the continuous-conduction mode; otherwise, it becomes unstable.




Figure 26. Boost Compensation Components

This design assumes operation in continuous-conduction mode. During light-load conditions, the boost converter operates in discontinuous mode without affecting stability. Hence, the assumptions here cover the worst case for stability.



#### **Boost Maximum Input Current I<sub>IN MAX</sub>**

The maximum input current flows at the minimum input voltage and maximum load. The efficiency for  $V_{BAT} = 5 \text{ V}$  at 2.5 A is 80%, based on the typical characteristics plot.

$$P_{\text{INmax}} = \frac{P_{\text{OUT}}}{\text{Efficiency}} = \frac{25 \text{ W}}{0.8} = 31.3 \text{ W}$$
(5)

Hence,

$$I_{\text{INmax}}(\text{at V}_{\text{BAT}} = 5 \text{ V}) = \frac{31.3 \text{ W}}{5 \text{ V}} = 6.3 \text{ A}$$
 (6)

#### **Boost Inductor Selection, L**

Allow input ripple current of 40% of  $I_{IN max}$  at  $V_{BAT} = 5 \text{ V}$ .

$$L = \frac{V_{\text{BAT}} \times t_{\text{ON}}}{I_{\text{INripplemax}}} = \frac{V_{\text{BAT}}}{I_{\text{INripplemax}} \times 2 \times f_{\text{SW}}} = \frac{5 \text{ V}}{2.52 \text{ A} \times 2 \times 200 \text{ kHz}} = 4.9 \text{ }\mu\text{H}$$
(7)

Choose a lower value of  $4 \mu H$  in order to ensure a high RHP-zero frequency while making a compromise that expects a high current ripple. This inductor selection also makes the boost converter operate in discontinuous conduction mode, where it is easier to compensate.

The inductor-saturation current must be higher than the peak-inductor current and some percentage higher than the maximum current-limit value set by the external resistive-sensing element.

Determine the saturation rating at the minimum input voltage, maximum output current, and maximum core temperature for the application.

#### Inductor Ripple Current, IRIPPLE

Based on an inductor value of 4 µH, the ripple current is approximately 3.1 A.

#### Peak Current in Low-Side FET, IPEAK

$$I_{PEAK} = I_{INmax} + \frac{I_{RIPPLE}}{2} = 6.3 \text{ A} + \frac{3.1 \text{ A}}{2} = 7.85 \text{ A}$$
 (8)

Based on this peak current value, calculate the external current-sense resistor R<sub>SENSE</sub>.

$$R_{SENSE} = \frac{0.2 \text{ V}}{7.85 \text{ A}} = 25 \text{ m}\Omega$$
 (9)

Select 20 m $\Omega$ , allowing for tolerance.

The filter component values  $R_{IFLT}$  and  $C_{IFLT}$  for current sense are 1.5 k $\Omega$  and 1 nF, respectively, which allows for good noise immunity.

#### Right Half-Plane Zero RHP Frequency, f<sub>RHP</sub>

$$f_{RHP} = \frac{V_{BAT\,min}}{2\pi \times I_{INmax} \times L} = 32 \text{ kHz}$$
(10)



#### Output Capacitor, Coutx

To ensure stability, choose output capacitor C<sub>OUTx</sub> such that

$$f_{LC} \le \frac{f_{RHP}}{10}$$

$$\frac{10}{2\pi \times \sqrt{L \times C_{OUTx}}} \leq \frac{V_{BATmin}}{2\pi \times I_{INmax} \times L}$$

$$C_{OUTx} \ge \left(\frac{10 \times I_{INmax}}{V_{BATmin}}\right)^2 \times L = \left(\frac{10 \times 6.3 \text{ A}}{5 \text{ V}}\right)^2 \times 4 \text{ } \mu\text{H}$$

$$C_{OUTx \, min} \ge 635 \, \mu F$$
 (11)

Select  $C_{OUTx} = 680 \mu F$ .

This capacitor is usually aluminum electrolytic with ESR in the tens-of-milliohms. ESR in this range is good for loop stability, because it provides a phase boost. The output filter components, L and C, create a double pole (180-degree phase shift) at a frequency  $f_{LC}$  and the ESR of the output capacitor  $R_{ESR}$  creates a *zero* for the modulator at frequency  $f_{ESR}$ . One can determine these frequencies by Equation 12.

$$\mathrm{f_{ESR}} = \frac{1}{2\pi \times \mathrm{C_{OUTx}} \times \mathrm{R_{ESR}}} \mathrm{Hz, \ assume \ R_{ESR}} = 40 \ \mathrm{m}\Omega$$

$$f_{\text{ESR}} = \frac{1}{2\pi \times 660 \ \mu\text{F} \times 0.04 \ \Omega} = 6 \ \text{kHz}$$

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_{OUTx}}} = \frac{1}{2\pi \times \sqrt{4 \ \mu H \times 660 \ \mu F}} = 3.1 \ kHz \tag{12}$$

This satisfies  $f_{LC} \le 0.1 f_{RHP}$ .

#### Bandwidth of Boost Converter, fc

Use the following guidelines to set the frequency poles, zeroes, and crossover values for the trade-off between stability and transient response:

$$f_{LC} < f_{ESR} < f_{C} < f_{RHP Zero}$$

$$f_C < f_{RHP Zero} / 3$$

$$f_C < f_{SW} / 6$$

$$f_{LC} < f_C / 3$$



#### Output Ripple Voltage Due to Load Transients, $\Delta V_{OUTx}$

Assume a bandwidth of  $f_C = 10 \text{ kHz}$ .

$$\Delta V_{OUTx} = R_{ESR} \times \Delta I_{OUTx} + \frac{\Delta I_{OUTx}}{4 \times C_{OUTx} \times f_{C}}$$

$$= 0.04 \ \Omega \times 2.5 \ A + \frac{2.5 \ A}{4 \times 660 \ \mu F \times 10 \ kHz} = 0.19 \ V \tag{13}$$

Because the boost converter is active only during brief events such as a cranking pulse, and the buck converters are high-voltage tolerant, a higher excursion on the boost output is tolerable in some cases. In such cases, choose smaller components for the boost output.

#### Selection of Components for Type II Compensation

The required loop gain for unity-gain bandwidth (UGB) is

$$G = 40 \log \left( \frac{f_C}{f_{LC}} \right) - 20 \log \left( \frac{f_C}{f_{ESR}} \right)$$

$$G = 40 \log \left( \frac{10 \text{ kHz}}{3.1 \text{ kHz}} \right) - 20 \log \left( \frac{10 \text{ kHz}}{6 \text{ kHz}} \right) = 15.9 \text{ dB}$$
(14)

The boost-converter error amplifier (OTA) has a Gm that is proportional to the VBAT voltage, which allows a constant loop response across the input-voltage range and makes compensation easier by removing the dependency on  $V_{BAT}$ .

$$R3 = \frac{10^{G/20}}{85 \times 10^{-6} \, \text{A} \, / \, \text{V}^2 \times \text{V}_{\text{OUTY}}} = 7.2 \, \text{k}\Omega$$

C1 = 
$$\frac{10}{2\pi \times f_C \times R3} = \frac{10}{2\pi \times 10 \text{ kHz} \times 7.2 \text{ k}\Omega} = 22 \text{ nF}$$

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{SW}}{2}\right) - 1} = \frac{22 \text{ nF}}{2\pi \times 7.2 \text{ k}\Omega \times 22 \text{ nF} \times \left(\frac{200 \text{ kHz}}{2}\right) - 1} = 223 \text{ pF}$$
(15)

#### Input Capacitor, CIN

The input ripple required is lower than 50 mV.

$$\Delta V_{C1} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{IN}} = 10 \text{ mV}$$

$$C_{IN} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times \Delta V_{C1}} = 194 - \mu F$$

$$\Delta V_{ESR} = I_{RIPPLE} \times R_{ESR} = 40 \text{ mV}$$
 (16)

Therefore, TI recommends 220  $\mu$ F with 10-m $\Omega$  ESR.



#### **Output Schottky Diode D1 Selection**

Maximizing efficiency requires a Schottky diode with low forward-conducting voltage  $V_F$  over temperature and fast switching characteristics. The reverse breakdown voltage must be higher than the maximum input voltage, and the component must have low reverse leakage current. Additionally, the peak forward current must be higher than the peak inductor current. Equation 17 gives the power dissipation in the Schottky diode:

$$P_D = I_{D(PEAK)} \times V_F \times (1-D)$$

$$D = 1 - \frac{V_{INMIN}}{V_{OUT} + V_F} = 1 - \frac{5 \text{ V}}{10 \text{ V} + 0.6 \text{ V}} = 0.53$$

$$P_D = 7.85 \text{ A} \times 0.6 \text{ V} \times (1 - 0.53) = 2.2 \text{ W}$$
 (17)

#### Low-Side MOSFET (BOT\_SW3)

$$\begin{split} P_{BOOSTFET} &= (I_{Pk})^2 \times r_{DS(on)} (1+TC) \times D + \left(\frac{V_1 \times I_{Pk}}{2}\right) \times (t_r + t_f) \times f_{SW} \\ P_{BOOSTFET} &= (7.85 \text{ A})^2 \times 0.02 \ \Omega \times (1+0.4) \times 0.53 + \left(\frac{V_1 \times I_{Pk}}{2}\right) \times (20 \text{ ns} + 20 \text{ ns}) \times 200 \text{ kHz} = 1.07 \text{ W} \end{split}$$

The times  $t_r$  and  $t_f$  denote the rising and falling times of the switching node and relate to the gate-driver strength of the TPS43330A-Q1 and gate Miller capacitance of the MOSFET. The first term,  $t_r$ , denotes the conduction losses, which the low on-resistance of the MOSFET minimizes. The second term,  $t_f$ , denotes the transition losses which arise due to the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. Transition losses are higher at high output currents and low input voltages (due to the large input peak current), and when the switching time is low.

#### **NOTE**

The on-resistance,  $r_{DS(on)}$ , has a positive temperature coefficient, which produces the (TC = d ×  $\Delta$ T) term that signifies the temperature dependence. (Temperature coefficient d is available as a normalized value from MOSFET data sheets and has an assumed starting value of 0.005 per °C.)

#### **BuckA Component Selection**

#### **BuckA Component Selection**

$$t_{\text{ON min}} = \frac{V_{\text{OUTA}}}{V_{\text{IN max}} \times f_{\text{SW}}} = \frac{3.3 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 275 \text{ ns}$$
(19)

 $t_{ON\ min}$  is higher than the minimum duty cycle specified (100 ns typical). Hence, the minimum duty cycle is achievable at this frequency.



#### Current-Sense Resistor R<sub>SENSE</sub>

Based on the typical characteristics for the  $V_{SENSE}$  limit with  $V_{IN}$  versus duty cycle, the sense limit is approximately 65 mV (at  $V_{IN}$  = 12 V and duty cycle of 5 V / 12 V = 0.416). Allowing for tolerances and ripple currents, choose a  $V_{SENSE}$  maximum of 50 mV.

$$R_{SENSE} = \frac{50 \text{ mV}}{3 \text{ A}} = 17 \text{ m}\Omega \tag{20}$$

Select 15 m $\Omega$ .

#### Inductor Selection L

As explained in the description of the buck controllers (see DETAILED DESCRIPTION), for optimal slope compensation and loop response, choose the inductor such that:

$$L = K_{FLR} \times \frac{R_{SENSE}}{f_{SW}} = 200 \times \frac{15 \text{ m}\Omega}{400 \text{ kHz}} = 7.5 \text{ }\mu\text{H}$$
•  $K_{FLR}$  = coil-selection constant = 200 (21)

Choose a standard value of 8.2 µH. For the buck converter, choose the inductor saturation currents and core to sustain the maximum currents.

#### Inductor Ripple Current IRIPPLE

At the nominal input voltage of 12 V, this inductor value causes a ripple current of 30% of I<sub>OUT max</sub> ≈ 1 A.

#### Output Capacitor CoutA

Select an output capacitance  $C_{OUTA}$  of 100  $\mu F$  with low ESR in the range of 10 m $\Omega$ , giving  $\Delta V_{OUT(Ripple)} \approx$  15 mV and a  $\Delta V$  drop of  $\approx$  180 mV during a load step, which does not trigger the power-good comparator and is within the required limits.

$$C_{OUTA} \approx \frac{2 \times \Delta I_{OUTA}}{f_{SW} \times \Delta V_{OUTA}} = \frac{2 \times 2.9 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 72.5 \text{ }\mu\text{F}$$
(22)

$$V_{OUTA(Ripple)} = \frac{I_{OUTA(Ripple)}}{8 \times f_{SW} \times C_{OUTA}} + I_{OUTA(Ripple)} \times ESR = \frac{1 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ } \mu\text{F}} + 1 \text{ A} \times 10 \text{ m}\Omega = 13.1 \text{ mV}$$
 (23)

$$\Delta V_{OUTA} = \frac{\Delta I_{OUTA}}{4 \times f_C \times C_{OUTA}} + \Delta I_{OUTA} \times ESR = \frac{2.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 2.9 \text{ A} \times 10 \text{ m}\Omega = 174 \text{ mV}$$
(24)

#### Bandwidth of Buck Converter fc

Use the following guidelines to set frequency poles, zeroes, and crossover values for the trade-off between stability and transient response.

- Crossover frequency f<sub>C</sub> between f<sub>SW</sub> / 6 and f<sub>SW</sub> / 10. Assume f<sub>C</sub> = 50 kHz.
- Select the zero  $f_z \approx f_C / 10$
- Make the second pole f<sub>P2</sub> ≈ f<sub>SW</sub> / 2



#### Selection of Components for Type II Compensation




Figure 27. Buck Compensation Components

$$R3 = \frac{2\pi \times f_\text{C} \times V_\text{OUT} \times C_\text{OUTx}}{Gm_\text{BUCK} \times K_\text{CFB} \times V_\text{REF}} = \frac{2\pi \times 50 \text{ kHz} \times 5 \text{ V} \times 100 \mu\text{F}}{Gm_\text{BUCK} \times K_\text{CFB} \times V_\text{REF}} = 23.57 \text{ k}\Omega$$

where

- V<sub>OUT</sub> = 5 V
- C<sub>OUT</sub> = 100 μF
- Gm<sub>BUCK</sub> = 1 mS
- V<sub>REF</sub> = 0.8 V

Use the standard value of R3 = 24 k $\Omega$ .

C1 = 
$$\frac{10}{2\pi \times R3 \times f_C} = \frac{10}{2\pi \times 24 \text{ k}\Omega \times 50 \text{ kHz}} = 1.33 \text{ nF}$$
 (26)

Use the standard value of 1.5 nF.

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \left(\frac{f_{SW}}{2}\right) - 1} = \frac{1.5 \text{ nF}}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF} \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 33 \text{ pF}$$
 (27)

The resulting bandwidth of buck converter fc

$$f_{c} = \frac{Gm_{\text{BUCK}} \times R3 \times K_{\text{CFB}}}{2\pi \times C_{\text{OUTX}}} \times \frac{V_{\text{REF}}}{V_{\text{OUT}}}$$

$$f_{\text{C}} = \frac{1\text{mS} \times 24 \text{ k}\Omega \times 8.33 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \text{ \muF} \times 5 \text{ V}} = 50.9 \text{ kHz}$$
(28)

f<sub>C</sub> is close to the target bandwidth of 50 kHz.

The resulting zero frequency fz1

$$f_{Z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF}} = 4.42 \text{ kHz}$$
(29)

 $f_{Z1}$  is close to the  $f_C$  / 10 guideline of 5 kHz.

The second pole frequency 
$$f_{P2}$$
 
$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 33 \text{ pF}} = 201 \text{ kHz}$$
 (30)

f<sub>P2</sub> is close to the f<sub>SW</sub> / 2 guideline of 200 kHz. Hence, the design satisfies all requirements for a good loop.



#### Resistor Divider Selection for Setting VoutA Voltage

$$\beta = \frac{V_{REF}}{V_{OUTA}} = \frac{0.8 \text{ V}}{5 \text{ V}} = 0.16$$
(31)

Choose the divider current through R1 and R2 to be 50 µA. Then

$$R1 + R2 = \frac{5 \text{ V}}{50 \text{ }\mu\text{A}} = 66 \text{ k}\Omega$$
 (32)

and

$$\frac{R2}{R1 + R2} = 0.16 \tag{33}$$

Therefore, R2 = 16 k $\Omega$  and R1 = 84 k $\Omega$ .

#### **BuckB Component Selection**

Using the same method as for V<sub>BuckA</sub> produces the following parameters and components.

$$t_{ON\,min} = \frac{V_{OUTB}}{V_{IN\,max} \times f_{SW}} = \frac{3.3 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 275 \text{ ns}$$
 (34)

This result is higher than the minimum duty cycle specified (100 ns typical).

$$R_{SENSE} = \frac{60 \text{ mV}}{2 \text{ A}} = 30 \text{ m}\Omega$$

$$L = 200 \times \frac{30 \text{ m}\Omega}{400 \text{ kHz}} = 15 \text{ }\mu\text{H} \tag{35}$$

 $\Delta I_{ripple}$  current  $\approx 0.4$  A (approximately 20% of  $I_{OUT\ max}$ )

Select an output capacitance  $C_{OUTB}$  of 100  $\mu F$  with low ESR in the range of 10 m $\Omega$ .

Assume  $f_C = 50 \text{ kHz}$ .

$$C_{OUTB} \approx \frac{2 \times \Delta I_{OUTB}}{f_{SW} \times \Delta V_{OUTB}} = \frac{2 \times 1.9 \text{ A}}{400 \text{ kHz} \times 0.12 \text{ V}} = 46 \text{ }\mu\text{F}$$
(36)

$$V_{OUTB(Ripple)} = \frac{I_{OUTB(Ripple)}}{8 \times f_{SW} \times C_{OUTB}} + I_{OUTB(Ripple)} \times ESR = \frac{0.4 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 0.4 \text{ A} \times 10 \text{ m}\Omega = 5.3 \text{ mV} \tag{37}$$

$$\Delta V_{OUTB} = \frac{\Delta I_{OUTB}}{4 \times f_C \times C_{OUTB}} + \Delta I_{OUTB} \times ESR = \frac{1.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1.9 \text{ A} \times 10 \text{ m}\Omega = 114 \text{ mV}$$
(38)

$$R3 = \frac{2\pi \times f_{C} \times V_{OUTB} \times C_{OUTB}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}}$$

$$=\frac{2\pi\times50\text{ kHz}\times3.3\text{ V}\times100\text{ }\mu\text{F}}{1\text{ mS}\times4.16\text{ S}\times0.8\text{ V}}=31\text{k}\Omega\tag{39}$$

Use the standard value of R3 = 30 k $\Omega$ 

$$C1 = \frac{10}{2\pi \times R3 \times f_{C}} = \frac{10}{2\pi \times 30 \text{ k}\Omega \times 50 \text{ kHz}} = 1.1 \text{ nF}$$
(40)



$$C2 = \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{SW}}{2}\right) - 1}$$

$$= \frac{1.1 \, \text{nF}}{2 \pi \times 30 \, \text{k} \Omega \times 1.1 \, \text{nF} \times \left(\frac{400 \, \text{kHz}}{2}\right) - 1} = 27 \, \text{pF}$$

$$f_{C} = \frac{Gm_{\text{BUCK}} \times R3 \times K_{\text{CFB}}}{2 \pi \times C_{\text{OUTB}}} \times \frac{V_{\text{REF}}}{V_{\text{OUTB}}}$$
(41)

$$= \frac{1 \, mS \times 30 \, k\Omega \times 4.16 \, S \times 0.8 \, V}{2 \pi \times 100 \, \mu F \times 3.3 \, V} = 48 \, kHz \tag{42}$$

f<sub>C</sub> is close to the target bandwidth of 50 kHz.

The resulting zero frequency 
$$f_{Z1}$$
 
$$f_{Z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF}} = 4.8 \text{ kHz}$$
 (43)

 $f_{Z1}$  is close to the  $f_C$  guideline of 5 kHz.

The second pole frequency 
$$f_{P2}$$
 
$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 27 \text{ pF}} = 196 \text{ kHz}$$

 $f_{P2}$  is close to the  $f_{SW}$  / 2 guideline of 200 kHz.

Hence, the design satisfies all requirements for a good loop.

#### Resistor Divider Selection for Setting V<sub>OUT</sub> Voltage

$$\beta = \frac{V_{REF}}{V_{OUT}} = \frac{0.8 \text{ V}}{3.3 \text{ V}} = 0.242$$
(45)

Choose the divider current through R1 and R2 to be 50 µA. Then

$$R1 + R2 = \frac{3.3 \text{ V}}{50 \text{ } \mu\text{A}} = 66 \text{ k}\Omega \tag{46}$$

and

$$\frac{R2}{R1 + R2} = 0.242 \tag{47}$$

Therefore, R2 = 16 k $\Omega$  and R1 = 50 k $\Omega$ .



#### **BuckX High-Side and Low-Side N-Channel MOSFETs**

An internal supply, which is 5.8 V typical under normal-operating conditions, provides the gate-drive supply for these MOSFETs. The output is a totem pole, allowing full-voltage drive of  $V_{REG}$  to the gate with peak output current of 1.5 A. The reference for the high-side MOSFET is a floating node at the phase terminal (PHx), and the reference for the low-side MOSFET is the power-ground (PGNDx) terminal. For a particular application, select these MOSFETs with consideration for the following parameters:  $r_{DS(on)}$ , gate charge Qg, drain-to-source breakdown voltage BVDSS, maximum dc current IDC(max), and thermal resistance for the package.

The times  $t_r$  and  $t_f$  denote the rising and falling times of the switching node and have a relationship to the gatedriver strength of the TPS43330A-Q1 and to the gate Miller capacitance of the MOSFET. The first term,  $t_r$ , denotes the conduction losses, which are minimimal when the on-resistance of the MOSFET is low. The second term,  $t_f$ , denotes the transition losses, which arise due to the full application of the input voltage across the drainsource of the MOSFET as it turns on or off. Transition losses are lower at low currents and when the switching time is low.

$$P_{\text{BuckTOPFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times D + \left(\frac{V_{\text{IN}} \times I_{\text{OUT}}}{2}\right) \times (t_{\text{r}} + t_{\text{f}}) \times f_{\text{SW}}$$
(48)

$$P_{\text{BuckLOWERFET}} = (I_{\text{OUT}})^2 \times r_{\text{DS(on)}} (1 + \text{TC}) \times (1 - D) + V_{\text{F}} \times I_{\text{OUT}} \times (2 \times t_{\text{d}}) \times f_{\text{SW}}$$
(49)

In addition, during the dead time (t<sub>d</sub>) when both the MOSFETs are off, the body diode of the low-side MOSFET conducts, increasing the losses. The second term in Equation 49 denotes this dead time. Using external Schottky diodes in parallel with the low-side MOSFETs of the buck converters helps to reduce this loss.

#### **NOTE**

 $r_{DS(on)}$  has a positive temperature coefficient, and the TC term for  $r_{DS(on)}$  accounts for that fact. TC = d ×  $\Delta T[^{\circ}C]$ . The temperature coefficient d is available as a normalized value from MOSFET data sheets and has an assumed starting value of 0.005 per  $^{\circ}C$ .



#### **Schematics**

The following section summarizes the previously calculated example and gives schematic and component proposals.

**Table 4. Application Example 1** 

PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>	BOOST	
Input voltage	$V_{IN} = 6 \text{ V to } 30 \text{ V}$ 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>BAT</sub> = 5 V (cranking pulse input) to 30 V	
Output voltage, V <sub>OUTx</sub>	5 V	3.3 V	10 V	
Maximum output current, I <sub>OUTx</sub>	3 A	2 A	2.5 A	
Load-step output tolerance, $\Delta V_{OUT} + \Delta V_{OUT(Ripple)}$	±0.2 V	±0.12 V	±0.5 V	
Current output load-step, ∆l <sub>OUTx</sub>	0.1 to 3 A	0.1 to 2 A	0.1 to 2.5 A	
Converter switching frequency, f <sub>SW</sub>	400 kHz	400 kHz	200 kHz	




Figure 28. Simplified Application Schematic, Example 1

Table 5. Application Example 1 - Component Proposals

Name	Component Proposal	Value
L1	MSS1278T-392NL (Coilcraft)	4 μH
L2	MSS1278T-822ML (Coilcraft)	8.2 µH
L3	MSS1278T-153ML (Coilcraft)	15 µH
D1	SK103 (Micro Commercial Components)	
TOP_SW3	IRF7416 (International Rectifier)	
TOP_SW1, TOP_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW1, BOT_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW3	IRFR3504ZTRPBF (International Rectifier)	
C <sub>OUT1</sub>	EEVFK1J681M (Panasonic)	680 μF
C <sub>OUTA</sub> , C <sub>OUTB</sub>	OUTA, COUTB ECASD91A107M010K00 (Murata)	
C <sub>IN</sub>	EEEFK1V331P (Panasonic)	220 µF



#### Table 6. Application Example 2

PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>	BOOST		
Input voltage	$V_{IN} = 5 \text{ V to } 30 \text{ V}$ 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>BAT</sub> = 5 V (cranking pulse input) to 30V		
Output voltage, V <sub>OUTx</sub>	5 V	3.3 V	10 V		
Maximum output current, I <sub>OUTx</sub>	2.7 A	5 A	3 A		
Load-step output tolerance, $\Delta V_{OUT} + \Delta V_{OUT(Ripple)}$	±0.2 V	±0.12 V	±0.5 V		
Current output load step, $\Delta I_{OUTx}$	0.1 to 2.7 A	0.1 to 5 A	0.1 to 3 A		
Converter switching frequency, f <sub>SW</sub>	300 kHz	300 kHz	150 kHz		




Figure 29. Simplified Application Schematic, Example 2

Table 7. Application Example 2 - Component Proposals

Name	Component Proposal	Value
L1	MSS1278T-392NL (Coilcraft)	3.9 µH
L2	MSS1278T-103ML (Coilcraft)	10 μH
L3	MSS1278T-682ML (Coilcraft)	6.8 µH
D1	SK103 (Micro Commercial Components)	
TOP_SW3	IRF7416 (International Rectifier)	
TOP_SW1, TOP_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW1, BOT_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW3	IRFR3504ZTRPBF (International Rectifier)	
C <sub>OUT1</sub>	EEVFK1V152M (Panasonic)	1.5 mF
C <sub>OUTA</sub>	C <sub>OUTA</sub> ECASD91A157M010K00 (Murata)	
C <sub>OUTB</sub>	C <sub>OUTB</sub> ECASD90G337M008K00 (Murata)	
C <sub>IN</sub>	EEEFK1V331P (Panasonic)	330 μF



#### **Table 8. Application Example 3**

PARAMETER	V <sub>BuckA</sub>	V <sub>BuckB</sub>	BOOST	
Input voltage	V <sub>IN</sub> = 5 V to 30 V 12 V - typical	V <sub>IN</sub> = 6 V to 30 V 12 V - typical	V <sub>BAT</sub> = 5 V (cranking pulse input) to 30 V	
Output voltage, V <sub>OUTx</sub>	5 V	2.5 V	10 V	
Maximum output current, I <sub>OUTx</sub>	3 A	1 A	2 A	
Load-step output tolerance, $\Delta V_{OUT} + \Delta V_{OUT(Ripple)}$	±0.2 V	±0.12 V	±0.5 V	
Current output load-step, $\Delta I_{OUTx}$	0.1 to 3 A	0.1 to 1 A	0.1 to 2 A	
Converter switching frequency, f <sub>SW</sub>	400 kHz	400 kHz	200 kHz	




Figure 30. Simplified Application Schematic, Example 3

Table 9. Application Example 3 - Component Proposals

Name	Component Proposal	Value
L1	MSS1278T-392NL (Coilcraft)	3.9 µH
L2	MSS1278T-822ML (Coilcraft)	8.2 μH
L3	MSS1278T-223ML (Coilcraft)	22 µH
D1	SK103 (Micro Commercial Components)	
TOP_SW3	IRF7416 (International Rectifier)	
TOP_SW1, TOP_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW1, BOT_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW3	IRFR3504ZTRPBF (International Rectifier)	
C <sub>OUT1</sub>	EEVFK1V471Q (Panasonic)	470 μF
C <sub>OUTA</sub>	ECASD91A157M010K00 (Murata)	150 µF
C <sub>OUTB</sub>	ECASD40J107M015K00 (Murata)	
C <sub>IN</sub>	EEEFK1V331P (Panasonic)	330 µF



#### Power Dissipation Derating Profile, 38-Pin HTTSOP PowerPAD™ Package




Figure 31. Derating Profile for Power Dissipation Based on High-K JEDEC PCB

#### **PCB Layout Guidelines**

#### **Grounding and PCB Circuit Layout Considerations**

#### **Boost converter**

- 1. The path formed from the input capacitor to the inductor and BOT\_SW3 with the low-side current-sense resistor must have short leads and PC trace lengths. The same applies for the trace from the inductor to Schottky diode D1 to the  $C_{OUT1}$  capacitor. Connect the negative terminal of the input capacitor and the negative terminal of the sense resistor together with short trace lengths.
- 2. The overcurrent-sensing shunt resistor requires noise filtering, and the filter capacitor must be close to the IC pin.

#### **Buck Converter**


- Connect the drain of TOP\_SW1 and TOP\_SW2 together with the positive terminal of input capacitor C<sub>OUT1</sub>.
   The trace length between these terminals must be short.
- 2. Connect a local decoupling capacitor between the drain of TOP\_SWx and the source of BOT\_SWx.
- 3. The Kelvin-current sensing for the shunt resistor has traces with minimum spacing, routed in parallel with each other. Place any filtering capacitors for noise near the IC pins.
- 4. The resistor divider for sensing the output voltage connects between the positive terminal of itherespective output capacitor and C<sub>OUTA</sub> or C<sub>OUTB</sub> and the IC signal ground. Do not locate these components and their traces near any switching nodes or high-current traces.

#### Other Considerations

- 1. Short PGNDx and AGND to the thermal pad. Use a star-ground configuration if connecting to a non-ground plane system. Use tie-ins for the EXTSUP capacitor, compensation-network ground, and voltage-sense feedback ground networks to this star ground.
- 2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. These sensitive circuits must not be located near nodes showing high dv/dt; these include the gate-drive outputs, phase pins, and boost circuits (bootstrap).
- 3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Locate the bypass capacitors as close as possible to the respective power and ground pins.



#### **PCB Layout**



#### ZHCSBI5A - AUGUST 2013-REVISED SEPTEMBER 2013



#### **REVISION HISTORY**

Cł	hanges from Original (August 2013) to Revision A	Pag	E
•	Changed 文档状态从 <i>产品预览</i> 改为 <i>生成数据</i>		1

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS43330AQDAPRQ1	Active	Production	HTSSOP (DAP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43330A
TPS43330AQDAPRQ1.A	Active	Production	HTSSOP (DAP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43330A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43330AQDAPRQ	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023




#### \*All dimensions are nominal

Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS43330AQDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0

8.1 x 12.5, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.



#### DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



## DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月