

TPD1E10B06 单通道 ESD 保护二极管

1 特性

- 可为低电压 I/O 接口提供系统级 ESD 保护
- IEC 61000-4-2 4 级 ESD 保护
 - $\pm 30\text{kV}$ 接触放电
 - $\pm 30\text{kV}$ 气隙放电
- IEC 61000-4-5 浪涌：6A (8/20 μs)
- I/O 电容 12pF (典型值)
- R_{DYN} 0.4 Ω (典型值)
- 直流击穿电压 $\pm 6\text{V}$ (最小值)
- 100nA 超低漏电流 (最大值)
- 10V 钳位电压 ($I_{\text{PP}} = 1\text{A}$ 时的最大值)
- 工业级温度范围：-40°C 至 125°C
- 小型 0402 封装尺寸 (1mm \times 0.6mm \times 0.5mm)
- 业界通用 SOD-523 封装 (0.8mm \times 1.2mm)

2 应用

- 终端设备：
 - 便携式设备
 - 可穿戴设备
 - 机顶盒
 - 电子销售终端 (EPOS)
 - 电器
 - 楼宇自动化
- 接口：
 - 音频线路
 - 按钮
 - 通用输入或输出 (GPIO)

3 说明

TPD1E10B06 是一款单通道 ESD TVS 二极管，提供适合空间受限应用的小型 0402 封装，以及业界通用的 SOD-523 封装。这款 TVS 保护产品提供 $\pm 30\text{kV}$ 接触 ESD 和 $\pm 30\text{kV}$ IEC 气隙保护，并具有一个带背靠背 TVS 二极管的 ESD 钳位电路，用于支持双极或双向信号。该 ESD 保护二极管的 12pF 线路电容非常适合各种支持高达 400Mbps 数据速率的应用。


这款 ESD 保护产品的典型应用是为音频线路 (麦克风、耳机和扬声器)、SD 接口、键盘或其他按钮、USB 端口的 VBUS 引脚和 ID 引脚以及通用 I/O 端口等提供电路保护。该 ESD 钳位有利于为便携式设备、可穿戴设备、机顶盒、电子销售终端设备、电器以及楼宇自动化产品等终端设备提供保护。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TPD1E10B06	DPY (X1SON, 2)	1mm \times 0.6mm
	DYA (SOT-5X3, 2)	1.6mm \times 0.8mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 \times 宽) 为标称值，并包括引脚 (如适用)。




应用原理图




Table of Contents

1 特性	1	7 Application and Implementation	9
2 应用	1	7.1 Application Information.....	9
3 说明	1	7.2 Typical Application.....	9
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	10
5 Specifications	4	7.4 Layout.....	11
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	12
5.2 ESD Ratings - JEDEC Specification.....	4	8.1 接收文档更新通知.....	12
5.3 ESD Ratings—IEC Specification.....	4	8.2 支持资源.....	12
5.4 Recommended Operating Conditions.....	4	8.3 Trademarks.....	12
5.5 Thermal Information.....	4	8.4 静电放电警告.....	12
5.6 Electrical Characteristics.....	5	8.5 术语表.....	12
5.7 Typical Characteristics.....	6	9 Revision History	13
6 Detailed Description	8	10 Mechanical, Packaging, and Orderable Information	13
6.1 Overview.....	8	10.1 Tape and Reel Information.....	14
6.2 Functional Block Diagram.....	8	10.2 Mechanical Data.....	16
6.3 Feature Description.....	8		
6.4 Device Functional Modes.....	8		

4 Pin Configuration and Functions



**图 4-1. DPY Package
2-Pin X1SON
Top View**



**图 4-2. DYA Package
2-Pin SOD-523
Top View**

表 4-1. Pin Functions

PIN	I/O	DESCRIPTION
1	I/O	ESD Protected I/O. Connect other pin ground.
2		

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Peak pulse	IEC 61000-4-5 power ($t_p - 8/20 \mu s$) at 25°C		90	W
	IEC 61000-4-5 current ($t_p - 8/20 \mu s$) at 25°C		6	A
T_A	Operating free-air temperature	-40	125	°C
T_{stg}	Storage temperature	-65	155	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings - JEDEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge - DPY	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101	±1000	V
$V_{(ESD)}$	Electrostatic discharge - DYA	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001	±2500	V
		Charged device model (CDM), per JEDEC specification JS-002	±1000	V

5.3 ESD Ratings—IEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
		IEC 61000-4-2 Air-gap Discharge, all pins	±30000	

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Operating voltage	Pin 1 to 2 or Pin 2 to 1	-5.5		5.5	V
T_A	Operating free-air temperature	-40		125	°C

5.5 Thermal Information

THERMAL METRIC ⁽¹⁾		DPY (X1SON)	DYA (SOD523)	UNIT
		2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	615.5	730.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	404.8	413.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	493.3	497.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	127.7	129.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	493.3	491.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	162	-	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V_{RWM}	Reverse stand-off voltage	Pin 1 to 2 or Pin 2 to 1			5.5	V
I_{LEAK}	Leakage current	Pin 1 = 5 V, Pin 2 = 0 V			100	nA
$V_{Clamp1,2}$	Clamp voltage with surge strike on pin 1, pin 2 grounded.	$I_{PP} = 1\text{ A}$, $t_p = 8/20\ \mu\text{s}^{(2)}$			10	V
$V_{Clamp1,2}$	Clamp voltage with surge strike on pin 1, pin 2 grounded.	$I_{PP} = 5\text{ A}$, $t_p = 8/20\ \mu\text{s}^{(2)}$			14	V
$V_{Clamp2,1}$	Clamp voltage with surge strike on pin 2, pin 1 grounded.	$I_{PP} = 1\text{ A}$, $t_p = 8/20\ \mu\text{s}^{(2)}$			8.5	V
		$I_{PP} = 5\text{ A}$, $t_p = 8/20\ \mu\text{s}^{(2)}$			14	
R_{DYN}	Dynamic resistance	Pin 1 to Pin 2 ⁽¹⁾		0.32		Ω
		Pin 2 to Pin 1 ⁽¹⁾		0.38		
C_{IO}	I/O capacitance	$V_{IO} = 2.5\text{ V}$; $f = 1\text{ MHz}$		12		pF
$V_{BR1,2}$	Break-down voltage, pin 1 to pin 2	$I_{IO} = 1\text{ mA}$	6			V
$V_{BR2,1}$	Break-down voltage, pin 2 to pin 1	$I_{IO} = 1\text{ mA}$	6			V

- (1) Extraction of R_{DYN} using least squares fit of TLP characteristics between $I_{PP} = 10\text{ A}$ and $I_{PP} = 20\text{ A}$.
 (2) Nonrepetitive current pulse 8 to 20 μs exponentially decaying waveform according to IEC 61000-4-5

5.7 Typical Characteristics




图 5-1. IEC 61000-4-2 Clamp Voltage +8 kV Contact ESD




图 5-2. IEC 61000-4-2 Clamp Voltage -8-kV Contact ESD




图 5-3. Transmission Line Pulse (TLP) Waveform Pin 1 to Pin 2




图 5-4. Transmission Line Pulse (TLP) Waveform Pin 2 to Pin 1




图 5-5. IV Curve





图 5-6. Positive Surge Waveform 8 to 20 μs

5.7 Typical Characteristics (continued)




6 Detailed Description

6.1 Overview

The TPD1E108B06 is a single-channel ESD TVS diode in a small 0402 package convenient for space constrained applications and an industry standard SOD-523 package. This TVS protection product offers ± 30 kV IEC air-gap, ± 30 kV contact ESD protection, and has an ESD clamp circuit with a back-to-back TVS diode for bipolar or bidirectional signal support. The 12 pF line capacitance of this ESD protection diode is suitable for a wide range of applications supporting data rates up to 400 Mbps.

Typical application of this ESD protection product is the circuit protection for audio lines (microphone, earphone, and speakerphone), SD interfacing, keypad or other buttons, VBUS pin and ID pin of USB ports, and general-purpose I/O ports. This ESD clamp is a good fit for the protection of the end equipment like ebooks, tablets, remote controllers, wearables, set-top boxes, and electronic point of sale equipment.

6.2 Functional Block Diagram



6.3 Feature Description

TPD1E10B06 is a bidirectional TVS with high ESD protection level. This device protects circuit from ESD strikes up to ± 30 kV contact and ± 30 kV air-gap specified in the IEC 61000-4-2 international standard. The device can also handle up to 6-A surge current (IEC61000-4-5 8/20 μ s). The I/O capacitance of 12 pF supports a data rate up to 400 Mbps. This clamping device has a small dynamic resistance of 0.4Ω typically, which makes the clamping voltage low when the device is actively protecting other circuits. For example, the clamping voltage is only 10 V when the device is taking 1-A transient current. The breakdown is bidirectional so that this protection device is a good fit for GPIO and especially audio lines which carry bidirectional signals. Low leakage allows the diode to conserve power when working below the V_{RWM} . The industrial temperature range of -40°C to 125°C makes this ESD device work at extensive temperatures in most environments. The 0402 package can fit into small electronic devices like mobile equipment and wearables whereas the SOD-523 package is good for industrial applications.

6.4 Device Functional Modes

TPD1E10B06 is a passive clamp that has low leakage during normal operation when the voltage between pin 1 and pin 2 is below V_{RWM} and activates when the voltage between pin 1 and pin 2 goes above V_{BR} . During IEC ESD events, transient voltages as high as ± 30 kV can be clamped between the two pins. When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low leakage passive state.

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

When a system contains a human interface connector, the system becomes vulnerable to large system-level ESD strikes that standard ICs cannot survive. TVS ESD protection diodes are typically used to suppress ESD at these connectors. TPD1E10B06 is a single-channel ESD protection device containing back-to-back TVS diodes, which is typically used to provide a path to ground for dissipating ESD events on bidirectional signal lines between a human interface connector and a system. As the current from ESD passes through the device, only a small voltage drop is present across the diode structure. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a tolerable level to the protected IC.

7.2 Typical Application




图 7-1. Typical Application Schematic

7.2.1 Design Requirements

For this design example, two TPD1E10B06s will be used to protect left and right audio channels. For this audio application, the following system parameters are known.

表 7-1. Design Parameters

DESIGN PARAMETER	VALUE
Audio Amplifier Class	AB
Audio signal voltage range	- 3 V to 3 V
Audio frequency content	20 Hz to 20 kHz
Required IEC 61000-4-2 ESD Protection	±20 kV Contact/ ±25 kV Air-Gap

7.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer should make sure:


- Voltage range on the protected line must not exceed the reverse standoff voltage of one or more TVS diodes (V_{RWM})
- Operating frequency is supported by the I/O capacitance C_{IO} of the TVS diode
- IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode

For this application, the audio signal voltage range is -3 V to 3 V . The V_{RWM} for the TVS is -5.5 V to 5.5 V ; therefore, the bidirectional TVS will not break down during normal operation, and therefore normal operation of the audio signal will not be effected due to the signal voltage range. In this application, a bidirectional TVS like TPD1E10B06 is required.

Next, consider the frequency content of this audio signal. In this application with the class AB amplifier, the frequency content is from 20 Hz to 20 kHz ; ensure that the TVS I/O capacitance will not distort this signal by filtering it. With TPD1E10B06 typical capacitance of 12 pF , which leads to a typical 3-dB bandwidth of 400 MHz , this diode has sufficient bandwidth to pass the audio signal without distorting it.

Finally, the human interface in this application requires above standard Level 4 IEC 61000-4-2 system-level ESD protection ($\pm 8\text{ kV}$ Contact/ $\pm 15\text{ kV}$ Air-Gap). A standard TVS cannot survive this level of IEC ESD stress. However, TPD1E10B06 can survive at least $\pm 30\text{ kV}$ Contact/ $\pm 30\text{ kV}$ Air-Gap. Therefore, the device can provide sufficient ESD protection for the interface, even though the requirements are stringent. For any TVS diode to provide the full range of ESD protection capabilities, as well as to minimize the noise and EMI disturbances the board will see during ESD events, a system designer must use proper board layout of their TVS ESD protection diodes. See [§ 7.4](#) for instructions on properly laying out TPD1E10B06.

7.2.3 Application Curves



7.3 Power Supply Recommendations

This device is a passive TVS diode-based ESD protection device, therefore there is no requirement to power it. Take care to make sure that the maximum voltage specifications for each pin are not violated.

7.4 Layout

7.4.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- If pin 1 or pin 2 is connected to ground, use a thick and short trace for this return path

7.4.2 Layout Example




图 7-4. Layout Recommendation

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

[TI 术语表](#)

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision F (October 2021) to Revision G (August 2024) Page

- 更新了封装信息表.....1


Changes from Revision E (June 2021) to Revision F (October 2021) Page

- 更新了应用原理图.....1
- Updated the Description of Pin 1 and pin 2 in the *Pin Configuration and Functions* section..... 3
- Changed HBM spec to per JS-001 in [ESD Ratings - JEDEC Specification](#)4
- Changed CDM spec to per JESD22-C1014
- Updated the *Typical Application Schematic* figure..... 9
- Changed the system-level ESD protection from: ± 20 kV Contact/ ± 25 kV Air-Gap to: ± 8 kV Contact/ ± 15 kV Air-Gap 10


10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E10B06DPYT	X1SON	DPY	2	250	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1
TPD1E10B06DPYR	X1SON	DPY	2	10,000	180.00	8.400	0.67	1.15	0.46	2.0	8.000	Q2
TPD1E10B06DYAR	SOT-5X3	DYA	2	3000	178.0	9.5	0.5	1.94	0.73	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD1E10B06DPYT	X1SON	DPY	2	250	184.0	184.0	19.0
TPD1E10B06DPYR	X1SON	DPY	2	10,000	210.000	185.000	35.000
TPD1E10B06DYAR	SOT-5X3	DYA	2	3000	210.0	200.0	42.0

10.2 Mechanical Data




PACKAGE OUTLINE

DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEITA SC-79 registration except for package height

EXAMPLE BOARD LAYOUT

DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DPY0002A

PACKAGE OUTLINE
X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD1E10B06DPYR	ACTIVE	X1SON	DPY	2	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A5, B1, B2, B6, B l)	Samples
TPD1E10B06DPYT	ACTIVE	X1SON	DPY	2	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B1, B2, B6, B1)	Samples
TPD1E10B06DYAR	ACTIVE	SOT-5X3	DYA	2	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	1KF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPD1E10B06 :

- Automotive : [TPD1E10B06-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司