SPRUIM2H May 2020 – October 2023 AM2431 , AM2432 , AM2434 , AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442
Table 12-4140 lists the memory-mapped registers for the MCAN Core. All register offset addresses not listed in Table 12-4140 should be considered as reserved locations and the register contents should not be modified.
Instance | Base Address |
---|---|
MCAN0_CFG | 2070 1000h |
MCAN1_CFG | 2071 1000h |
Offset | Acronym | Register Name | MCAN0_CFG Physical Address | MCAN1_CFG Physical Address |
---|---|---|---|---|
0h | MCAN_CREL | Core Release Register | 2070 1000h | 2071 1000h |
4h | MCAN_ENDN | Endian Register | 2070 1004h | 2071 1004h |
Ch | MCAN_DBTP | Data Bit Timing & Prescaler Register | 2070 100Ch | 2071 100Ch |
10h | MCAN_TEST | Test Register | 2070 1010h | 2071 1010h |
14h | MCAN_RWD | RAM Watchdog | 2070 1014h | 2071 1014h |
18h | MCAN_CCCR | CC Control Register | 2070 1018h | 2071 1018h |
1Ch | MCAN_NBTP | Nominal Bit Timing & Prescaler Register | 2070 101Ch | 2071 101Ch |
20h | MCAN_TSCC | Timestamp Counter Configuration | 2070 1020h | 2071 1020h |
24h | MCAN_TSCV | Timestamp Counter Value | 2070 1024h | 2071 1024h |
28h | MCAN_TOCC | Timeout Counter Configuration | 2070 1028h | 2071 1028h |
2Ch | MCAN_TOCV | Timeout Counter Value | 2070 102Ch | 2071 102Ch |
40h | MCAN_ECR | Error Counter Register | 2070 1040h | 2071 1040h |
44h | MCAN_PSR | Protocol Status Register | 2070 1044h | 2071 1044h |
48h | MCAN_TDCR | Transmitter Delay Compensation Register | 2070 1048h | 2071 1048h |
50h | MCAN_IR | Interrupt Register | 2070 1050h | 2071 1050h |
54h | MCAN_IE | Interrupt Enable | 2070 1054h | 2071 1054h |
58h | MCAN_ILS | Interrupt Line Select | 2070 1058h | 2071 1058h |
5Ch | MCAN_ILE | Interrupt Line Enable | 2070 105Ch | 2071 105Ch |
80h | MCAN_GFC | Global Filter Configuration | 2070 1080h | 2071 1080h |
84h | MCAN_SIDFC | Standard ID Filter Configuration | 2070 1084h | 2071 1084h |
88h | MCAN_XIDFC | Extended ID Filter Configuration | 2070 1088h | 2071 1088h |
90h | MCAN_XIDAM | Extended ID AND Mask | 2070 1090h | 2071 1090h |
94h | MCAN_HPMS | High Priority Message Status | 2070 1094h | 2071 1094h |
98h | MCAN_NDAT1 | New Data 1 | 2070 1098h | 2071 1098h |
9Ch | MCAN_NDAT2 | New Data 2 | 2070 109Ch | 2071 109Ch |
A0h | MCAN_RXF0C | Rx FIFO 0 Configuration | 2070 10A0h | 2071 10A0h |
A4h | MCAN_RXF0S | Rx FIFO 0 Status | 2070 10A4h | 2071 10A4h |
A8h | MCAN_RXF0A | Rx FIFO 0 Acknowledge | 2070 10A8h | 2071 10A8h |
ACh | MCAN_RXBC | Rx Buffer Configuration | 2070 10ACh | 2071 10ACh |
B0h | MCAN_RXF1C | Rx FIFO 1 Configuration | 2070 10B0h | 2071 10B0h |
B4h | MCAN_RXF1S | Rx FIFO 1 Status | 2070 10B4h | 2071 10B4h |
B8h | MCAN_RXF1A | Rx FIFO 1 Acknowledge | 2070 10B8h | 2071 10B8h |
BCh | MCAN_RXESC | Rx Buffer / FIFO Element Size Configuration | 2070 10BCh | 2071 10BCh |
C0h | MCAN_TXBC | Tx Buffer Configuration | 2070 10C0h | 2071 10C0h |
C4h | MCAN_TXFQS | Tx FIFO/Queue Status | 2070 10C4h | 2071 10C4h |
C8h | MCAN_TXESC | Tx Buffer Element Size Configuration | 2070 10C8h | 2071 10C8h |
CCh | MCAN_TXBRP | Tx Buffer Request Pending | 2070 10CCh | 2071 10CCh |
D0h | MCAN_TXBAR | Tx Buffer Add Request | 2070 10D0h | 2071 10D0h |
D4h | MCAN_TXBCR | Tx Buffer Cancellation Request | 2070 10D4h | 2071 10D4h |
D8h | MCAN_TXBTO | Tx Buffer Transmission Occurred | 2070 10D8h | 2071 10D8h |
DCh | MCAN_TXBCF | Tx Buffer Cancellation Finished | 2070 10DCh | 2071 10DCh |
E0h | MCAN_TXBTIE | Tx Buffer Transmission Interrupt Enable | 2070 10E0h | 2071 10E0h |
E4h | MCAN_TXBCIE | Tx Buffer Cancellation Finished Interrupt Enable | 2070 10E4h | 2071 10E4h |
F0h | MCAN_TXEFC | Tx Event FIFO Configuration | 2070 10F0h | 2071 10F0h |
F4h | MCAN_TXEFS | Tx Event FIFO Status | 2070 10F4h | 2071 10F4h |
F8h | MCAN_TXEFA | Tx Event FIFO Acknowledge | 2070 10F8h | 2071 10F8h |
MCAN_CREL is shown in Figure 12-2132 and described in Table 12-4142.
Return to Summary Table.
Core Release Register
Release dependent constant (version + date).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1000h |
MCAN1_CFG | 2071 1000h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
REL | STEP | SUBSTEP | YEAR | ||||||||||||
R-3h | R-2h | R-3h | R-8h | ||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
MON | DAY | ||||||||||||||
R-6h | R-8h | ||||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-28 | REL | R | 3h | Core Release One digit, BCD-coded. |
27-24 | STEP | R | 2h | Step of Core Release One digit, BCD-coded. |
23-20 | SUBSTEP | R | 3h | Sub-step of Core Release One digit, BCD-coded. |
19-16 | YEAR | R | 8h | Time Stamp Year One digit, BCD-coded. |
15-8 | MON | R | 6h | Time Stamp Month Two digits, BCD-coded. |
7-0 | DAY | R | 8h | Time Stamp Day Two digits, BCD-coded. |
MCAN_ENDN is shown in Figure 12-2133 and described in Table 12-4144.
Return to Summary Table.
Endian Register
Constant 8765 4321h.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1004h |
MCAN1_CFG | 2071 1004h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ETV | |||||||||||||||||||||||||||||||
R-8765 4321h | |||||||||||||||||||||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | ETV | R | 8765 4321h | Endianness Test Value The endianness test value is 8765 4321h. |
MCAN_DBTP is shown in Figure 12-2134 and described in Table 12-4146.
Return to Summary Table.
Data Bit Timing & Prescaler Register
Configuration of data phase bit timing, transmitter delay compensation enable.
This register is only writable if the MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set. The CAN bit time may be programed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32 MCAN functional clock periods. tq = (MCAN_DBTP[20-16] DBRP + 1) mtq (minimum time quantum = CAN clock period (MCAN functional clock)).
The MCAN_DBTP[12-8] DTSEG1 field is the sum of Prop_Seg and Phase_Seg1. The MCAN_DBTP[7-4] DTSEG2 field is Phase_Seg2.
Therefore the length of the bit time is (programmed values) [MCAN_DBTP[12-8] DTSEG1 + MCAN_DBTP[7-4] DTSEG2 + 3] tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq. The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.
Note: With a CAN clock (MCAN functional clock) of 8 MHz, the reset value of 0000 0A33h configures the MCAN module for a data phase bit rate of 500 kbit/s.
Note: The bit rate configured for the CAN FD data phase via the MCAN_DBTP register must be higher or equal to the bit rate configured for the arbitration phase via the MCAN_DBTP register.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 100Ch |
MCAN1_CFG | 2071 100Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TDC | RESERVED | DBRP | |||||
R/W-0h | R-0h | R/W-0h | |||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | DTSEG1 | ||||||
R-0h | R/W-Ah | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DTSEG2 | DSJW | ||||||
R/W-3h | R/W-3h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | RESERVED | R | 0h | Reserved |
23 | TDC | R/W | 0h | Transmitter Delay Compensation 0h = Transmitter Delay Compensation disabled 1h = Transmitter Delay Compensation enabled |
22-21 | RESERVED | R | 0h | Reserved |
20-16 | DBRP | R/W | 0h | Data Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31 (0h-1Fh). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
15-13 | RESERVED | R | 0h | Reserved |
12-8 | DTSEG1 | R/W | Ah | Data time segment before sample point Valid values are 0 to 31 (0h-1Fh). The actual interpretation by the hardware of this value is such that one more than the programmed value is used. |
7-4 | DTSEG2 | R/W | 3h | Data time segment after sample point Valid values are 0 to 15 (0h-Fh). The actual interpretation by the hardware of this value is such that one more than the programmed value is used. |
3-0 | DSJW | R/W | 3h | Data (Re)Synchronization Jump Width Valid values are 0 to 15 (0h-Fh). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
MCAN_TEST is shown in Figure 12-2135 and described in Table 12-4148.
Return to Summary Table.
Test Register
Test mode selection.
Write access to the MCAN_TEST register has to be enabled by setting the MCAN_CCCR[7] TEST bit. All MCAN_TEST register functions are set to their reset values when the MCAN_CCCR[7] TEST bit is reset.
Loopback Mode and software control of the MCAN TX pin are hardware test modes. Programming of the MCAN_TEST[6-5] TX field ≠ 00 may disturb the message transfer on the CAN bus.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1010h |
MCAN1_CFG | 2071 1010h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RX | TX | LBCK | RESERVED | ||||
R-0h | R/W-0h | R/W-0h | R-0h | ||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-8 | RESERVED | R | 0h | Reserved |
7 | RX | R | 0h | Receive Pin Monitors the actual value of the MCAN RX pin 0h = The CAN bus is dominant (MCAN RX = 0h) 1h = The CAN bus is recessive (MCAN RX = 1h) |
6-5 | TX | R/W | 0h | Control of Transmit Pin 0h = Reset value, the MCAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time 1h = Sample Point can be monitored at the MCAN TX pin 2h = Dominant ('0') level at the MCAN TX pin 3h = Recessive ('1') at the MCAN TX pin |
4 | LBCK | R/W | 0h | Loopback Mode 0h = Reset value, Loopback Mode is disabled 1h = Loopback Mode is enabled (see Test Modes) |
3-0 | RESERVED | R | 0h | Reserved |
MCAN_RWD is shown in Figure 12-2136 and described in Table 12-4150.
RAM Watchdog
Monitors the READY output of the Message RAM.
The RAM Watchdog monitors the READY output of the Message RAM . A Message RAM access starts the Message RAM Watchdog Counter with the value configured by the MCAN_RWD[7-0] WDC field. The counter is reloaded with the MCAN_RWD[7-0] WDC field when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN_IR[26] WDI is set. The RAM Watchdog Counter is clocked by the Host clock (MCAN interface clock).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1014h |
MCAN1_CFG | 2071 1014h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | WDV | WDC | |||||||||||||||||||||||||||||
R-0h | R-0h | R/W-0h | |||||||||||||||||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-8 | WDV | R | 0h | Watchdog Value Actual Message RAM Watchdog Counter Value. |
7-0 | WDC | R/W | 0h | Watchdog Configuration Start value of the Message RAM Watchdog Counter. With the reset value of 0h the counter is disabled. |
MCAN_CCCR is shown in Figure 12-2137 and described in Table 12-4152.
Return to Summary Table.
CC Control Register
Operation mode configuration.
For details about setting and resetting of single bits, see Software Initialization.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1018h |
MCAN1_CFG | 2071 1018h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
NISO | TXP | EFBI | PXHD | RESERVED | BRSE | FDOE | |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TEST | DAR | MON | CSR | CSA | ASM | CCE | INIT |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-1h |
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15 | NISO | R/W | 0h | Non ISO Operation 0h = CAN FD frame format according to ISO 11898-1:2015. 1h = CAN FD frame format according to Bosch CAN FD Specification 1.0. |
14 | TXP | R/W | 0h | Transmit Pause If this bit is set, the MCAN module pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame (see Tx Handling) . 0h = Transmit pause disabled 1h = Transmit pause enabled |
13 | EFBI | R/W | 0h | Edge Filtering during Bus Integration 0h = Edge filtering disabled 1h = Two consecutive dominant tq required to detect an edge for hard synchronization |
12 | PXHD | R/W | 0h | Protocol Exception Handling Disable 0h = Protocol exception handling enabled 1h = Protocol exception handling disabled Note: When protocol exception handling is disabled, the MCAN module will transmit an error frame when it detects a protocol exception condition. |
11-10 | RESERVED | R | 0h | Reserved |
9 | BRSE | R/W | 0h | Bit Rate Switch Enable 0h = Bit rate switching for transmissions disabled 1h = Bit rate switching for transmissions enabled Note: When CAN FD operation is disabled the MCAN_CCCR[8] FDOE = 0h, the MCAN_CCCR[9] BRSE bit is not evaluated. |
8 | FDOE | R/W | 0h | FD Operation Enable 0h = FD operation disabled 1h = FD operation enabled |
7 | TEST | R/W | 0h | Test Mode Enable 0h = Normal operation. The MCAN_TEST register holds reset values. 1h = Test Mode. Write access to the MCAN_TEST register enabled. |
6 | DAR | R/W | 0h | Disable Automatic Retransmission 0h = Automatic retransmission of messages not transmitted successfully enabled 1h = Automatic retransmission disabled |
5 | MON | R/W | 0h | Bus Monitoring Mode The MCAN_CCCR[5] MON bit can only be set by the Host CPU when both MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set to 1. The bit can be reset by the Host CPU at any time. 0h = Bus Monitoring Mode is disabled 1h = Bus Monitoring Mode is enabled |
4 | CSR | R/W | 0h | Clock Stop Request 0h = No clock stop is requested 1h = Clock stop requested. When clock stop is requested, first the MCAN_CCCR[0] INIT bit and then the MCAN_CCCR[3] CSA bit will be set after all pending transfer requests have been completed and the CAN bus reached idle. |
3 | CSA | R | 0h | Clock Stop Acknowledge 0h = No clock stop acknowledged 1h = The MCAN module may be set in power down by stopping MCAN interface clock and MCAN functional clock |
2 | ASM | R/W | 0h | Restricted Operation Mode The MCAN_CCCR[2] ASM bit can only be set by the Host CPU when both MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set to 1. The bit can be reset by the Host CPU at any time. For a description of the Restricted Operation Mode, see Restricted Operation Mode. 0h = Normal CAN operation 1h = Restricted Operation Mode active |
1 | CCE | R/W | 0h | Configuration Change Enable 0h = The Host CPU has no write access to the protected configuration registers 1h = The Host CPU has write access to the protected configuration registers (while the MCAN_CCCR[0] INIT = 1h) |
0 | INIT | R/W | 1h | Initialization 0h = Normal Operation 1h = Initialization is started Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to the MCAN_CCCR[0] INIT bit can be read back. Therefore the software has to assure that the previous value written to the MCAN_CCCR[0] INIT bit has been accepted by reading the MCAN_CCCR[0] INIT bit before setting the MCAN_CCCR[0] INIT bit to a new value. |
MCAN_NBTP is shown in Figure 12-2138 and described in Table 12-4154.
Return to Summary Table.
Nominal Bit Timing & Prescaler Register
Configuration of arbitration phase bit timing.
This register is only writable if the MCAN_CCCR[1] CCE and MCAN_CCCR[0] INIT bits are set. The CAN bit time may be programed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512 MCAN functional clock periods. tq = (MCAN_NBTP[24-16] NBRP + 1) mtq. The MCAN_NBTP[15-8] NTSEG1 field is the sum of Prop_Seg and Phase_Seg1. The MCAN_NBTP[6-0] NTSEG2 field is Phase_Seg2.
Therefore the length of the bit time is (programmed values) [MCAN_NBTP[15-8] NTSEG1 + MCAN_NBTP[6-0] NTSEG2 + 3] tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.
The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 101Ch |
MCAN1_CFG | 2071 101Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
NSJW | NBRP | ||||||
R/W-3h | R/W-0h | ||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
NBRP | |||||||
R/W-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
NTSEG1 | |||||||
R/W-Ah | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | NTSEG2 | ||||||
R-0h | R/W-3h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-25 | NSJW | R/W | 3h | Nominal (Re)Synchronization Jump Width Valid values are 0 to 127 (0h-7Fh). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
24-16 | NBRP | R/W | 0h | Nominal Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 511 (0h-1FFh). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
15-8 | NTSEG1 | R/W | Ah | Nominal Time segment before sample point Valid values are 1 to 255 (1h-FFh). The actual interpretation by the hardware of this value is such that one more than the programmed value is used. |
7 | RESERVED | R | 0h | Reserved |
6-0 | NTSEG2 | R/W | 3h | Nominal Time segment after sample point Valid values are 0 to 127 (0h-7Fh). The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Note: With a CAN clock (MCAN functional clock) of 8 MHz, the reset value of 0600 0A03h configures the MCAN module for a bit rate of 500 kbit/s. |
MCAN_TSCC is shown in Figure 12-2139 and described in Table 12-4156.
Return to Summary Table.
Timestamp Counter Configuration
Timestamp counter prescaler setting, selection of internal/external timestamp vector.
For a description of the Timestamp Counter, see Timestamp Generation.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1020h |
MCAN1_CFG | 2071 1020h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | TCP | ||||||||||||||
R-0h | R/W-0h | ||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TSS | ||||||||||||||
R-0h | R/W-0h | ||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-20 | RESERVED | R | 0h | Reserved |
19-16 | TCP | R/W | 0h | Timestamp Counter Prescaler Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1-16 (0h-Fh)]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Note: With CAN FD an external counter is required for timestamp generation (MCAN_TSCC[1-0] TSS = 2h) |
15-2 | RESERVED | R | 0h | Reserved |
1-0 | TSS | R/W | 0h | Timestamp Select 0h = Timestamp counter value always 0h 1h = Timestamp counter value incremented according to the MCAN_TSCC[19-16] TCP field 2h = External timestamp counter value used 3h = Same as 0h |
MCAN_TSCV is shown in Figure 12-2140 and described in Table 12-4158.
Return to Summary Table.
Timestamp Counter Value
Read/reset timestamp counter.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1024h |
MCAN1_CFG | 2071 1024h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TSC | ||||||||||||||||||||||||||||||
R-0h | RWTC-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; RWTC = Read/Write to Clear Field; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | TSC | RWTC | 0h | Timestamp Counter The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When the MCAN_TSCC[1-0] TSS = 1h, the Timestamp Counter is incremented in multiples of CAN bit times [1-16] depending on the configuration of the MCAN_TSCC[19-16] TCP field. A wrap around sets interrupt flag MCAN_IR[16] TSW. Write access resets the counter to zero. When the MCAN_TSCC[1-0] TSS = 2h, the MCAN_TSCV[15-0] TSC field reflects the external Timestamp Counter value. A write access has no impact. Note: A 'wrap around' is a change of the Timestamp Counter value from non-zero to zero not caused by write access to the MCAN_TSCV register. |
MCAN_TOCC is shown in Figure 12-2141 and described in Table 12-4160.
Return to Summary Table.
Timeout Counter Configuration
Configuration of timeout period, selection of timeout counter operation mode.
For a description of the Timeout Counter, see Timeout Counter.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1028h |
MCAN1_CFG | 2071 1028h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
TOP | |||||||
R/W-FFFFh | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TOP | |||||||
R/W-FFFFh | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TOS | ETOC | |||||
R-0h | R/W-0h | R/W-0h | |||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | TOP | R/W | FFFFh | Timeout Period Start value of the Timeout Counter (down-counter). Configures the Timeout Period. |
15-3 | RESERVED | R | 0h | Reserved |
2-1 | TOS | R/W | 0h | Timeout Select When operating in Continuous mode, a write to the MCAN_TOCV[15-0] TOC field presets the counter to the value configured by the MCAN_TOCC[31-16] TOP field and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by the MCAN_TOCC[31-16] TOP field. Down-counting is started when the first FIFO element is stored. 0h = Continuous operation 1h = Timeout controlled by Tx Event FIFO 2h = Timeout controlled by Rx FIFO 0 3h = Timeout controlled by Rx FIFO 1 |
0 | ETOC | R/W | 0h | Enable Timeout Counter 0h = Timeout Counter disabled 1h = Timeout Counter enabled |
MCAN_TOCV is shown in Figure 12-2142 and described in Table 12-4162.
Return to Summary Table.
Timeout Counter Value
Read/reset timeout counter.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 102Ch |
MCAN1_CFG | 2071 102Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TOC | ||||||||||||||||||||||||||||||
R-0h | RWTC-FFFFh | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; RWTC = Read/Write to Clear Field; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-0 | TOC | RWTC | FFFFh | Timeout Counter The Timeout Counter is decremented in multiples of CAN bit times [1-16] depending on the configuration of the MCAN_TSCC[19-16] TCP field. When decremented to zero, interrupt flag MCAN_IR[18] TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via the MCAN_TOCC[2-1] TOS field. |
MCAN_ECR is shown in Figure 12-2143 and described in Table 12-4164.
Return to Summary Table.
Error Counter Register
State of Rx/Tx Error Counter, CAN Error Logging.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1040h |
MCAN1_CFG | 2071 1040h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | CEL | ||||||||||||||
R-0h | R-0h | ||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RP | REC | TEC | |||||||||||||
R-0h | R-0h | R-0h | |||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | RESERVED | R | 0h | Reserved |
23-16 | CEL | R | 0h | CAN Error Logging The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to the MCAN_ECR[23-16] CEL field. The counter stops at FFh; the next increment of the MCAN_ECR[7-0] TEC or MCAN_ECR[14-8] REC fields sets interrupt flag MCAN_IR[22] ELO. |
15 | RP | R | 0h | Receive Error Passive 0h = The Receive Error Counter is below the error passive level of 128 1h = The Receive Error Counter has reached the error passive level of 128 |
14-8 | REC | R | 0h | Receive Error Counter Actual state of the Receive Error Counter, values between 0 and 127. |
7-0 | TEC | R | 0h | Transmit Error Counter Actual state of the Transmit Error Counter, values between 0 and 255. Note: When the MCAN_CCCR[2] ASM bit is set, the CAN protocol controller does not increment the MCAN_ECR[7-0] TEC and MCAN_ECR[14-8] REC fields when a CAN protocol error is detected, but the MCAN_ECR[23-16] CEL field is still incremented. |
MCAN_PSR is shown in Figure 12-2144 and described in Table 12-4166.
Return to Summary Table.
Protocol Status Register
CAN protocol controller status, transmitter delay compensation value.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1044h |
MCAN1_CFG | 2071 1044h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | TDCV | ||||||
R-0h | R-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | PXE | RFDF | RBRS | RESI | DLEC | ||
R-0h | R-0h | R-0h | R-0h | R-0h | R-7h | ||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
BO | EW | EP | ACT | LEC | |||
R-0h | R-0h | R-0h | R-0h | R-7h | |||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-23 | RESERVED | R | 0h | Reserved |
22-16 | TDCV | R | 0h | Transmitter Delay Compensation Value Position of the secondary sample point, defined by the sum of the measured delay from the MCAN TX to MCAN RX pins and the MCAN_TDCR[14-8] TDCO field. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq (0h-7Fh). |
15 | RESERVED | R | 0h | Reserved |
14 | PXE | R | 0h | Protocol Exception Event 0h = No protocol exception event occurred since last read access 1h = Protocol exception event occurred |
13 | RFDF | R | 0h | Received a CAN FD Message This bit is set independent of acceptance filtering. 0h = Since this bit was reset by the Host CPU, no CAN FD message has been received 1h = Message in CAN FD format with FDF flag set has been received |
12 | RBRS | R | 0h | BRS flag of last received CAN FD Message This bit is set together with the MCAN_PSR[13] RFDF bit, independent of acceptance filtering. 0h = Last received CAN FD message did not have its BRS flag set 1h = Last received CAN FD message had its BRS flag set |
11 | RESI | R | 0h | ESI flag of last received CAN FD Message This bit is set together with the MCAN_PSR[13] RFDF bit, independent of acceptance filtering. 0h = Last received CAN FD message did not have its ESI flag set 1h = Last received CAN FD message had its ESI flag set |
10-8 | DLEC | R | 7h | Data Phase Last Error Code Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for the MCAN_PSR[2-0] LEC field. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error. |
7 | BO | R | 0h | Bus_Off Status 0h = The MCAN module is not Bus_Off 1h = The MCAN module is in Bus_Off state |
6 | EW | R | 0h | Warning Status 0h = Both error counters are below the Error_Warning limit of 96 1h = At least one of error counter has reached the Error_Warning limit of 96 |
5 | EP | R | 0h | Error Passive 0h = The MCAN module is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1h = The MCAN module is in the Error_Passive state |
4-3 | ACT | R | 0h | Activity Monitors the module's CAN communication state. 0h = Synchronizing - node is synchronizing on CAN communication 1h = Idle - node is neither receiver nor transmitter 2h = Receiver - node is operating as receiver 3h = Transmitter - node is operating as transmitter Note: ACT is set to 0h by a Protocol Exception Event. |
2-0 | LEC | R | 7h | Last Error Code The MCAN_PSR[2-0] LEC field indicates the type of the last error to occur on the CAN bus. This field will be cleared to 0h when a message has been transferred (reception or transmission) without error. 0h = No Error: No error occurred since the MCAN_PSR[2-0] LEC field has been reset by successful reception or transmission. 1h = Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. 2h = Form Error: A fixed format part of a received frame has the wrong format. 3h = AckError: The message transmitted by the MCAN module was not acknowledged by another node. 4h = Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant. 5h = Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value 0), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the Host CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). 6h = CRCError: The CRC check sum of a received message was incorrect. The CRC of an incom-ing message does not match with the CRC calculated from the received data. 7h = NoChange: Any read access to the Protocol Status Register re-initializes the MCAN_PSR[2-0] LEC field to 7h. When the MCAN_PSR[2-0] LEC field shows the value 7h, no CAN bus event was detected since the last Host CPU read access to the Protocol Status Register. Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in the MCAN_PSR[10-8] DLEC field instead of the MCAN_PSR[2-0] LEC field. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error. |
MCAN_TDCR is shown in Figure 12-2145 and described in Table 12-4168.
Return to Summary Table.
Transmitter Delay Comensation Register
Configuration of transmitter delay compensation offset and filter window length.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1048h |
MCAN1_CFG | 2071 1048h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | TDCO | ||||||
R-0h | R/W-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TDCF | ||||||
R-0h | R/W-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-15 | RESERVED | R | 0h | Reserved |
14-8 | TDCO | R/W | 0h | Transmitter Delay Compensation Offset Offset value defining the distance between the measured delay from the MCAN RX and MCAN TX pins and the secondary sample point. Valid values are 0 to 127 mtq (0h-7Fh). |
7 | RESERVED | R | 0h | Reserved |
6-0 | TDCF | R/W | 0h | Transmitter Delay Compensation Filter Window Length Defines the minimum value for the SSP position, dominant edges on the MCAN RX pin that would result in an earlier SSP position are ignored for transmitter delay measure-ment. The feature is enabled when the MCAN_TDCR[6-0] TDCF field is configured to a value greater than the MCAN_TDCR[14-8] TDCO field. Valid values are 0 to 127 mtq (0h-7Fh). |
MCAN_IR is shown in Figure 12-2146 and described in Table 12-4170.
Return to Summary Table.
Interrupt Register
The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host CPU clears them. A flag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect. A hard reset will clear the register. The configuration of the MCAN_IE register controls whether an interrupt is generated. The configuration of the MCAN_ILS register controls on which interrupt line an interrupt is signalled.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1050h |
MCAN1_CFG | 2071 1050h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | ARA | PED | PEA | WDI | BO | EW | |
R-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
EP | ELO | BEU | RESERVED | DRX | TOO | MRAF | TSW |
RW1TC-0h | RW1TC-0h | RW1TC-0h | R-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TEFL | TEFF | TEFW | TEFN | TFE | TCF | TC | HPM |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RF1L | RF1F | RF1W | RF1N | RF0L | RF0F | RF0W | RF0N |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
LEGEND: R = Read Only; RW1TC = Read/Write 1 to Clear Bit; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-30 | RESERVED | R | 0h | Reserved |
29 | ARA | RW1TC | 0h | Access to Reserved Address 0h = No access to reserved address occurred 1h = Access to reserved address occurred |
28 | PED | RW1TC | 0h | Protocol Error in Data Phase 0h = No protocol error in data phase 1h = Protocol error in data phase detected (MCAN_PSR[10-8] DLEC ≠ 0.7) |
27 | PEA | RW1TC | 0h | Protocol Error in Arbitration Phase 0h = No protocol error in arbitration phase 1h = Protocol error in arbitration phase detected (MCAN_PSR[2-0] LEC ≠ 0.7) |
26 | WDI | RW1TC | 0h | Watchdog Interrupt 0h = No Message RAM Watchdog event occurred 1h = Message RAM Watchdog event due to missing READY |
25 | BO | RW1TC | 0h | Bus_Off Status 0h = Bus_Off status unchanged 1h = Bus_Off status changed |
24 | EW | RW1TC | 0h | Warning Status 0h = Error_Warning status unchanged 1h = Error_Warning status changed |
23 | EP | RW1TC | 0h | Error Passive 0h = Error_Passive status unchanged 1h = Error_Passive status changed |
22 | ELO | RW1TC | 0h | Error Logging Overflow 0h = CAN Error Logging Counter did not overflow 1h = Overflow of CAN Error Logging Counter occurred |
21 | BEU | RW1TC | 0h | Bit Error Uncorrected Message RAM bit error detected, uncorrected. Controlled by input signal generated by parity/ECC logic attached to the Message RAM. An uncorrected Message RAM bit error sets the MCAN_CCCR[0] INIT bit to 1. This is done to avoid transmission of corrupted data. 0h = No bit error detected when reading from Message RAM 1h = Bit error detected, uncorrected (example: parity logic) |
20 | RESERVED | R | 0h | Reserved |
19 | DRX | RW1TC | 0h | Message stored to Dedicated Rx Buffer The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0h = No Rx Buffer updated 1h = At least one received message stored into an Rx Buffer |
18 | TOO | RW1TC | 0h | Timeout Occurred 0h = No timeout 1h = Timeout reached |
17 | MRAF | RW1TC | 0h | Message RAM Access Failure The flag is set, when the Rx Handler: a) has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. b) was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated respectively the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN module is switched into Restricted Operation Mode (see Restricted Operation Mode). To leave Restricted Operation Mode, the Host CPU has to reset the MCAN_CCCR[2] ASM bit. 0h = No Message RAM access failure occurred 1h = Message RAM access failure occurred |
16 | TSW | RW1TC | 0h | Timestamp Wraparound 0h = No timestamp counter wrap-around 1h = Timestamp counter wrapped around |
15 | TEFL | RW1TC | 0h | Tx Event FIFO Element Lost 0h = No Tx Event FIFO element lost 1h = Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero |
14 | TEFF | RW1TC | 0h | Tx Event FIFO Full 0h = Tx Event FIFO not full 1h = Tx Event FIFO full |
13 | TEFW | RW1TC | 0h | Tx Event FIFO Watermark Reached 0h = Tx Event FIFO fill level below watermark 1h = Tx Event FIFO fill level reached watermark |
12 | TEFN | RW1TC | 0h | Tx Event FIFO New Entry 0h = Tx Event FIFO unchanged 1h = Tx Handler wrote Tx Event FIFO element |
11 | TFE | RW1TC | 0h | Tx FIFO Empty 0h = Tx FIFO non-empty 1h = Tx FIFO empty |
10 | TCF | RW1TC | 0h | Transmission Cancellation Finished 0h = No transmission cancellation finished 1h = Transmission cancellation finished |
9 | TC | RW1TC | 0h | Transmission Completed 0h = No transmission completed 1h = Transmission completed |
8 | HPM | RW1TC | 0h | High Priority Message 0h = No high priority message received 1h = High priority message received |
7 | RF1L | RW1TC | 0h | Rx FIFO 1 Message Lost 0h = No Rx FIFO 1 message lost 1h = Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero |
6 | RF1F | RW1TC | 0h | Rx FIFO 1 Full 0h = Rx FIFO 1 not full 1h = Rx FIFO 1 full |
5 | RF1W | RW1TC | 0h | Rx FIFO 1 Watermark Reached 0h = Rx FIFO 1 fill level below watermark 1h = Rx FIFO 1 fill level reached watermark |
4 | RF1N | RW1TC | 0h | Rx FIFO 1 New Message 0h = No new message written to Rx FIFO 1 1h = New message written to Rx FIFO 1 |
3 | RF0L | RW1TC | 0h | Rx FIFO 0 Message Lost 0h = No Rx FIFO 0 message lost 1h = Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero |
2 | RF0F | RW1TC | 0h | Rx FIFO 0 Full 0h = Rx FIFO 0 not full 1h = Rx FIFO 0 full |
1 | RF0W | RW1TC | 0h | Rx FIFO 0 Watermark Reached 0h = Rx FIFO 0 fill level below watermark 1h = Rx FIFO 0 fill level reached watermark |
0 | RF0N | RW1TC | 0h | Rx FIFO 0 New Message 0h = No new message written to Rx FIFO 0 1h = New message written to Rx FIFO 0 |
MCAN_IE is shown in Figure 12-2147 and described in Table 12-4172.
Return to Summary Table.
Interrupt Enable
The settings in the Interrupt Enable register determine which status changes in the MCAN_IR register are signalled on an interrupt line.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1054h |
MCAN1_CFG | 2071 1054h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | ARAE | PEDE | PEAE | WDIE | BOE | EWE | |
R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
EPE | ELOE | BEUE | BECE | DRX | TOOE | MRAFE | TSWE |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TEFLE | TEFFE | TEFWE | TEFNE | TFEE | TCFE | TCE | HPME |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RF1LE | RF1FE | RF1WE | RF1NE | RF0LE | RF0FE | RF0WE | RF0NE |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-30 | RESERVED | R | 0h | Reserved |
29 | ARAE | R/W | 0h | Access to Reserved Address Enable 0h = Interrupt disabled 1h = Interrupt enabled |
28 | PEDE | R/W | 0h | Protocol Error in Data Phase Enable 0h = Interrupt disabled 1h = Interrupt enabled |
27 | PEAE | R/W | 0h | Protocol Error in Arbitration Phase Enable 0h = Interrupt disabled 1h = Interrupt enabled |
26 | WDIE | R/W | 0h | Watchdog Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
25 | BOE | R/W | 0h | Bus_Off Status Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
24 | EWE | R/W | 0h | Warning Status Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
23 | EPE | R/W | 0h | Error Passive Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
22 | ELOE | R/W | 0h | Error Logging Overflow Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
21 | BEUE | R/W | 0h | Bit Error Uncorrected Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
20 | BECE | R/W | 0h | Bit Error Corrected Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
19 | DRX | R/W | 0h | Message stored to Dedicated Rx Buffer Interrupt Enable |
18 | TOOE | R/W | 0h | Timeout Occurred Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
17 | MRAFE | R/W | 0h | Message RAM Access Failure Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
16 | TSWE | R/W | 0h | Timestamp Wraparound Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
15 | TEFLE | R/W | 0h | Tx Event FIFO Event Lost Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
14 | TEFFE | R/W | 0h | Tx Event FIFO Full Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
13 | TEFWE | R/W | 0h | Tx Event FIFO Watermark Reached Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
12 | TEFNE | R/W | 0h | Tx Event FIFO New Entry Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
11 | TFEE | R/W | 0h | Tx FIFO Empty Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
10 | TCFE | R/W | 0h | Transmission Cancellation Finished Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
9 | TCE | R/W | 0h | Transmission Completed Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
8 | HPME | R/W | 0h | High Priority Message Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
7 | RF1LE | R/W | 0h | Rx FIFO 1 Message Lost Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
6 | RF1FE | R/W | 0h | Rx FIFO 1 Full Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
5 | RF1WE | R/W | 0h | Rx FIFO 1 Watermark Reached Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
4 | RF1NE | R/W | 0h | Rx FIFO 1 New Message Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
3 | RF0LE | R/W | 0h | Rx FIFO 0 Message Lost Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
2 | RF0FE | R/W | 0h | Rx FIFO 0 Full Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
1 | RF0WE | R/W | 0h | Rx FIFO 0 Watermark Reached Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
0 | RF0NE | R/W | 0h | Rx FIFO 0 New Message Interrupt Enable 0h = Interrupt disabled 1h = Interrupt enabled |
MCAN_ILS is shown in Figure 12-2148 and described in Table 12-4174.
Return to Summary Table.
Interrupt Line Select
The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the MCAN_IR register to one of the two module interrupt lines. For interrupt generation the respective interrupt line has to be enabled via the MCAN_ILE[0] EINT0 and MCAN_ILE[1] EINT1 bits.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1058h |
MCAN1_CFG | 2071 1058h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | ARAL | PEDL | PEAL | WDIL | BOL | EWL | |
R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
EPL | ELOL | BEUL | BECL | DRXL | TOOL | MRAFL | TSWL |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TEFLL | TEFFL | TEFWL | TEFNL | TFEL | TCFL | TCL | HPML |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RF1LL | RF1FL | RF1WL | RF1NL | RF0LL | RF0FL | RF0WL | RF0NL |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-30 | RESERVED | R | 0h | Reserved |
29 | ARAL | R/W | 0h | Access to Reserved Address Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
28 | PEDL | R/W | 0h | Protocol Error in Data Phase Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
27 | PEAL | R/W | 0h | Protocol Error in Arbitration Phase Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
26 | WDIL | R/W | 0h | Watchdog Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
25 | BOL | R/W | 0h | Bus_Off Status Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
24 | EWL | R/W | 0h | Warning Status Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
23 | EPL | R/W | 0h | Error Passive Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
22 | ELOL | R/W | 0h | Error Logging Overflow Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
21 | BEUL | R/W | 0h | Bit Error Uncorrected Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
20 | BECL | R/W | 0h | Bit Error Corrected Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
19 | DRXL | R/W | 0h | Message stored to Dedicated Rx Buffer Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
18 | TOOL | R/W | 0h | Timeout Occurred Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
17 | MRAFL | R/W | 0h | Message RAM Access Failure Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
16 | TSWL | R/W | 0h | Timestamp Wraparound Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
15 | TEFLL | R/W | 0h | Tx Event FIFO Event Lost Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
14 | TEFFL | R/W | 0h | Tx Event FIFO Full Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
13 | TEFWL | R/W | 0h | Tx Event FIFO Watermark Reached Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
12 | TEFNL | R/W | 0h | Tx Event FIFO New Entry Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
11 | TFEL | R/W | 0h | Tx FIFO Empty Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
10 | TCFL | R/W | 0h | Transmission Cancellation Finished Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
9 | TCL | R/W | 0h | Transmission Completed Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
8 | HPML | R/W | 0h | High Priority Message Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
7 | RF1LL | R/W | 0h | Rx FIFO 1 Message Lost Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
6 | RF1FL | R/W | 0h | Rx FIFO 1 Full Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
5 | RF1WL | R/W | 0h | Rx FIFO 1 Watermark Reached Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
4 | RF1NL | R/W | 0h | Rx FIFO 1 New Message Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
3 | RF0LL | R/W | 0h | Rx FIFO 0 Message Lost Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
2 | RF0FL | R/W | 0h | Rx FIFO 0 Full Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
1 | RF0WL | R/W | 0h | Rx FIFO 0 Watermark Reached Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
0 | RF0NL | R/W | 0h | Rx FIFO 0 New Message Interrupt Line 0h = Interrupt assigned to interrupt line INT0 1h = Interrupt assigned to interrupt line INT1 |
MCAN_ILE is shown in Figure 12-2149 and described in Table 12-4176.
Return to Summary Table.
Interrupt Line Enable
Enable/disable interrupt lines INT0/INT1.
Each of the two interrupt lines to the Host CPU can be enabled/disabled separately by programming the MCAN_ILE[0] EINT0 and MCAN_ILE[1] EINT1 bits.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 105Ch |
MCAN1_CFG | 2071 105Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | EINT1 | EINT0 | |||||
R-0h | R/W-0h | R/W-0h | |||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-2 | RESERVED | R | 0h | Reserved |
1 | EINT1 | R/W | 0h | Enable Interrupt Line 1 0h = Interrupt line INT1 disabled 1h = Interrupt line INT1 enabled |
0 | EINT0 | R/W | 0h | Enable Interrupt Line 0 0h = Interrupt line INT0 disabled 1h = Interrupt line INT0 enabled |
MCAN_GFC is shown in Figure 12-2150 and described in Table 12-4178.
Return to Summary Table.
Global Filter Configuration
Handling of non-matching frames and remote frames.
Global settings for Message ID filtering. The MCAN_GFC register controls the filter path for standard and extended messages (see Figure 12-2109 and Figure 12-2110).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1080h |
MCAN1_CFG | 2071 1080h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | ANFS | ANFE | RRFS | RRFE | |||
R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | 0h | Reserved |
5-4 | ANFS | R/W | 0h | Accept Non-matching Frames Standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 0h = Accept in Rx FIFO 0 1h = Accept in Rx FIFO 1 2h = Reject 3h = Reject |
3-2 | ANFE | R/W | 0h | Accept Non-matching Frames Extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 0h = Accept in Rx FIFO 0 1h = Accept in Rx FIFO 1 2h = Reject 3h = Reject |
1 | RRFS | R/W | 0h | Reject Remote Frames Standard 0h = Filter remote frames with 11-bit standard IDs 1h = Reject all remote frames with 11-bit standard IDs |
0 | RRFE | R/W | 0h | Reject Remote Frames Extended 0h = Filter remote frames with 29-bit extended IDs 1h = Reject all remote frames with 29-bit extended IDs |
MCAN_SIDFC is shown in Figure 12-2151 and described in Table 12-4180.
Return to Summary Table.
Standard ID Filter Configuration
Number of filter elements, pointer to start of filter list.
Settings for 11-bit standard Message ID filtering. The Standard ID Filter Configuration controls the filter path for standard messages (see Figure 12-2109).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1084h |
MCAN1_CFG | 2071 1084h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
LSS | |||||||
R/W-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
FLSSA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
FLSSA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | RESERVED | R | 0h | Reserved |
23-16 | LSS | R/W | 0h | List Size Standard 0h = No standard Message ID filter 1h-80h (1-128) = Number of standard Message ID filter elements > 80h (128) = Values greater than 128 are interpreted as 128 |
15-2 | FLSSA | R/W | 0h | Filter List Standard Start Address Start address of standard Message ID filter list (32-bit word address, see Message RAM Configuration). |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_XIDFC is shown in Figure 12-2152 and described in Table 12-4182.
Return to Summary Table.
Extended ID Filter Configuration
Number of filter elements, pointer to start of filter list.
Settings for 29-bit extended Message ID filtering. The Extended ID Filter Configuration controls the filter path for standard messages (see Figure 12-2110).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1088h |
MCAN1_CFG | 2071 1088h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | LSE | ||||||
R-0h | R/W-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
FLESA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
FLESA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-23 | RESERVED | R | 0h | Reserved |
22-16 | LSE | R/W | 0h | List Size Extended 0h = No extended Message ID filter 1h-40h (1-64) = Number of extended Message ID filter elements > 40h (64) = Values greater than 64 are interpreted as 64 |
15-2 | FLESA | R/W | 0h | Filter List Extended Start Address Start address of extended Message ID filter list (32-bit word address, see Message RAM Configuration). |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_XIDAM is shown in Figure 12-2153 and described in Table 12-4184.
Return to Summary Table.
Extended ID AND Mask
29-bit logical AND mask for J1939.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1090h |
MCAN1_CFG | 2071 1090h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | EIDM | ||||||||||||||
R-0h | R/W-1FFFFFFFh | ||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
EIDM | |||||||||||||||
R/W-1FFFFFFFh | |||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-29 | RESERVED | R | 0h | Reserved |
28-0 | EIDM | R/W | 1FFFFFFFh | Extended ID Mask For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active. |
MCAN_HPMS is shown in Figure 12-2154 and described in Table 12-4186.
Return to Summary Table.
High Priority Message Status
Status monitoring of incoming high priority messages.
This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1094h |
MCAN1_CFG | 2071 1094h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
FLST | FIDX | ||||||
R-0h | R-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
MSI | BIDX | ||||||
R-0h | R-0h | ||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15 | FLST | R | 0h | Filter List Indicates the filter list of the matching filter element. 0h = Standard Filter List 1h = Extended Filter List |
14-8 | FIDX | R | 0h | Filter Index Index of matching filter element. Range is 0 to MCAN_SIDFC[23-16] LSS - 1 respectively MCAN_XIDFC[22-16] LSE - 1. |
7-6 | MSI | R | 0h | Message Storage Indicator 0h = No FIFO selected 1h = FIFO message lost 2h = Message stored in FIFO 0 3h = Message stored in FIFO 1 |
5-0 | BIDX | R | 0h | Buffer Index Index of Rx FIFO element to which the message was stored. Only valid when the MCAN_HPMS[7-6] MSI = 1h. |
MCAN_NDAT1 is shown in Figure 12-2155 and described in Table 12-4188.
Return to Summary Table.
New Data 1
NewDat flags of dedicated Rx buffers 0-31.
The register holds the New Data flags of Rx Buffers 0 to 31. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. Aflag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect. A hard reset will clear the register.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 1098h |
MCAN1_CFG | 2071 1098h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
ND31 | ND30 | ND29 | ND28 | ND27 | ND26 | ND25 | ND24 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
ND23 | ND22 | ND21 | ND20 | ND19 | ND18 | ND17 | ND16 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
ND15 | ND14 | ND13 | ND12 | ND11 | ND10 | ND9 | ND8 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ND7 | ND6 | ND5 | ND4 | ND3 | ND2 | ND1 | ND0 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
LEGEND: RW1TC = Read/Write 1 to Clear Bit; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | ND31 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
30 | ND30 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
29 | ND29 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
28 | ND28 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
27 | ND27 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
26 | ND26 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
25 | ND25 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
24 | ND24 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
23 | ND23 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
22 | ND22 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
21 | ND21 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
20 | ND20 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
19 | ND19 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
18 | ND18 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
17 | ND17 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
16 | ND16 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
15 | ND15 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
14 | ND14 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
13 | ND13 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
12 | ND12 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
11 | ND11 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
10 | ND10 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
9 | ND9 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
8 | ND8 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
7 | ND7 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
6 | ND6 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
5 | ND5 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
4 | ND4 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
3 | ND3 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
2 | ND2 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
1 | ND1 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
0 | ND0 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
MCAN_NDAT2 is shown in Figure 12-2156 and described in Table 12-4190.
Return to Summary Table.
New Data 2
NewDat flags of dedicated Rx buffers 32-63.
The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. A flag is cleared by writing a 1h to the corresponding bit position. Writing a 0h has no effect. A hard reset will clear the register.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 109Ch |
MCAN1_CFG | 2071 109Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
ND63 | ND62 | ND61 | ND60 | ND59 | ND58 | ND57 | ND56 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
ND55 | ND54 | ND53 | ND52 | ND51 | ND50 | ND49 | ND48 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
ND47 | ND46 | ND45 | ND44 | ND43 | ND42 | ND41 | ND40 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ND39 | ND38 | ND37 | ND36 | ND35 | ND34 | ND33 | ND32 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
LEGEND: RW1TC = Read/Write 1 to Clear Bit; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | ND63 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
30 | ND62 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
29 | ND61 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
28 | ND60 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
27 | ND59 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
26 | ND58 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
25 | ND57 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
24 | ND56 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
23 | ND55 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
22 | ND54 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
21 | ND53 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
20 | ND52 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
19 | ND51 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
18 | ND50 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
17 | ND49 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
16 | ND48 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
15 | ND47 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
14 | ND46 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
13 | ND45 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
12 | ND44 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
11 | ND43 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
10 | ND42 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
9 | ND41 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
8 | ND40 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
7 | ND39 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
6 | ND38 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
5 | ND37 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
4 | ND36 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
3 | ND35 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
2 | ND34 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
1 | ND33 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
0 | ND32 | RW1TC | 0h | New Data 0h = Rx Buffer not updated 1h = Rx Buffer updated from new message |
MCAN_RXF0C is shown in Figure 12-2157 and described in Table 12-4192.
Return to Summary Table.
Rx FIFO 0 Configuration
FIFO 0 operation mode, watermark, size and start address.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10A0h |
MCAN1_CFG | 2071 10A0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
F0OM | F0WM | ||||||
R/W-0h | R/W-0h | ||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | F0S | ||||||
R-0h | R/W-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
F0SA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
F0SA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | F0OM | R/W | 0h | FIFO 0 Operation Mode FIFO 0 can be operated in blocking or in overwrite mode (see Rx FIFOs). 0h = FIFO 0 blocking mode 1h = FIFO 0 overwrite mode |
30-24 | F0WM | R/W | 0h | Rx FIFO 0 Watermark 0h = Watermark interrupt disabled 1h-40h (1-64) = Level for Rx FIFO 0 watermark interrupt (MCAN_IR[1] RF0W) > 40h (64) = Watermark interrupt disabled |
23 | RESERVED | R | 0h | Reserved |
22-16 | F0S | R/W | 0h | Rx FIFO 0 Size 0h = No Rx FIFO 0 1h-40h (1-64) = Number of Rx FIFO 0 elements > 40h (64) = Values greater than 64 are interpreted as 64 The Rx FIFO 0 elements are indexed from 0 to MCAN_RXF0C[22-16] F0S - 1. |
15-2 | F0SA | R/W | 0h | Rx FIFO 0 Start Address Start address of Rx FIFO 0 in Message RAM (32-bit word address, see Message RAM Configuration). |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_RXF0S is shown in Figure 12-2158 and described in Table 12-4194.
Return to Summary Table.
Rx FIFO 0 Status
FIFO 0 message lost/full indication, put index, get index and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10A4h |
MCAN1_CFG | 2071 10A4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | RF0L | F0F | |||||
R-0h | R-0h | R-0h | |||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | F0PI | ||||||
R-0h | R-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | F0GI | ||||||
R-0h | R-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | F0FL | ||||||
R-0h | R-0h | ||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-26 | RESERVED | R | 0h | Reserved |
25 | RF0L | R | 0h | Rx FIFO 0 Message Lost This bit is a copy of interrupt flag MCAN_IR[3] RF0L. When the MCAN_IR[3] RF0L flag is reset, this bit is also reset. 0h = No Rx FIFO 0 message lost 1h = Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Note: Overwriting the oldest message when the MCAN_RXF0C[31] F0OM = 1h will not set this flag. |
24 | F0F | R | 0h | Rx FIFO 0 Full 0h = Rx FIFO 0 not full 1h = Rx FIFO 0 full |
23-22 | RESERVED | R | 0h | Reserved |
21-16 | F0PI | R | 0h | Rx FIFO 0 Put Index Rx FIFO 0 write index pointer, range 0 to 63. |
15-14 | RESERVED | R | 0h | Reserved |
13-8 | F0GI | R | 0h | Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to 63. |
7 | RESERVED | R | 0h | Reserved |
6-0 | F0FL | R | 0h | Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0, range 0 to 64. |
MCAN_RXF0A is shown in Figure 12-2159 and described in Table 12-4196.
Return to Summary Table.
Rx FIFO 0 Acknowledge
FIFO 0 acknowledge last index of read buffers, updates get index and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10A8h |
MCAN1_CFG | 2071 10A8h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | F0AI | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | 0h | Reserved |
5-0 | F0AI | R/W | 0h | Rx FIFO 0 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to the MCAN_RXF0A[5-0] F0AI field. This will set the Rx FIFO 0 Get Index MCAN_RXF0S[13-8] F0GI field to the MCAN_RXF0A[5-0] F0AI field + 1 and update the FIFO 0 Fill Level MCAN_RXF0S[6-0] F0FL field. |
MCAN_RXBC is shown in Figure 12-2160 and described in Table 12-4198.
Return to Summary Table.
Rx Buffer Configuration
Start address of Rx buffer section.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10ACh |
MCAN1_CFG | 2071 10ACh |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RBSA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RBSA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | 0h | Reserved |
15-2 | RBSA | R/W | 0h | Rx Buffer Start Address Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address, see Figure 12-2115). Also used to reference debug messages A, B, C. Note: Debug feature is not supported. |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_RXF1C is shown in Figure 12-2161 and described in Table 12-4200.
Return to Summary Table.
Rx FIFO 1 Configuration
FIFO 1 operation mode, watermark, size and start address.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10B0h |
MCAN1_CFG | 2071 10B0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
F1OM | F1WM | ||||||
R/W-0h | R/W-0h | ||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | F1S | ||||||
R-0h | R/W-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
F1SA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
F1SA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | F1OM | R/W | 0h | FIFO 1 Operation Mode FIFO 1 can be operated in blocking or in overwrite mode (see Rx FIFOs). 0h = FIFO 1 blocking mode 1h = FIFO 1 overwrite mode |
30-24 | F1WM | R/W | 0h | Rx FIFO 1 Watermark 0h = Watermark interrupt disabled 1h-40h (1-64) = Level for Rx FIFO 1 watermark interrupt (MCAN_IR[5] RF1W) > 40h (64) = Watermark interrupt disabled |
23 | RESERVED | R | 0h | Reserved |
22-16 | F1S | R/W | 0h | Rx FIFO 1 Size 0h = No Rx FIFO 1 1h-40h (1-64) = Number of Rx FIFO 1 elements > 40h (64) = Values greater than 64 are interpreted as 64 The Rx FIFO 1 elements are indexed from 0 to MCAN_RXF1C[22-16] F1S - 1. |
15-2 | F1SA | R/W | 0h | Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address, see Message RAM Configuration). |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_RXF1S is shown in Figure 12-2162 and described in Table 12-4202.
Return to Summary Table.
Rx FIFO 1 Status
FIFO 1 message lost/full indication, put index, get index and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10B4h |
MCAN1_CFG | 2071 10B4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
DMS | RESERVED | RF1L | F1F | ||||
R-0h | R-0h | R-0h | R-0h | ||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | F1PI | ||||||
R-0h | R-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | F1GI | ||||||
R-0h | R-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | F1FL | ||||||
R-0h | R-0h | ||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-30 | DMS | R | 0h | Debug Message Status 0h = Idle state, wait for reception of debug messages, DMA request is cleared 1h = Debug message A received 2h = Debug messages A, B received 3h = Debug messages A, B, C received, DMA request is set Note: Debug feature is not supported. |
29-26 | RESERVED | R | 0h | Reserved |
25 | RF1L | R | 0h | Rx FIFO 1 Message Lost This bit is a copy of interrupt flag MCAN_IR[7] RF1L. When the MCAN_IR[7] RF1L flag is reset, this bit is also reset. 0h = No Rx FIFO 1 message lost 1h = Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Note: Overwriting the oldest message when the MCAN_RXF1C[31] F1OM = 1h will not set this flag. |
24 | F1F | R | 0h | Rx FIFO 1 Full 0h = Rx FIFO 1 not full 1h = Rx FIFO 1 full |
23-22 | RESERVED | R | 0h | Reserved |
21-16 | F1PI | R | 0h | Rx FIFO 1 Put Index Rx FIFO 1 write index pointer, range 0 to 63. |
15-14 | RESERVED | R | 0h | Reserved |
13-8 | F1GI | R | 0h | Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to 63. |
7 | RESERVED | R | 0h | Reserved |
6-0 | F1FL | R | 0h | Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1, range 0 to 64. |
MCAN_RXF1A is shown in Figure 12-2163 and described in Table 12-4204.
Return to Summary Table.
Rx FIFO 1 Acknowledge
FIFO 1 acknowledge last index of read buffers, updates get index and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10B8h |
MCAN1_CFG | 2071 10B8h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | F1AI | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | 0h | Reserved |
5-0 | F1AI | R/W | 0h | Rx FIFO 1 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to the MCAN_RXF1A[5-0] F1AI field. This will set the Rx FIFO 1 Get Index MCAN_RXF1S[13-8] F1GI field to the MCAN_RXF1A[5-0] F1AI field + 1 and update the FIFO 1 Fill Level MCAN_RXF1S[6-0] F1FL field. |
MCAN_RXESC is shown in Figure 12-2164 and described in Table 12-4206.
Return to Summary Table.
Rx Buffer/FIFO Element Size Configuration
Configure data field size for storage of accepted frames.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10BCh |
MCAN1_CFG | 2071 10BCh |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | RBDS | ||||||
R-0h | R/W-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | F1DS | RESERVED | F0DS | ||||
R-0h | R/W-0h | R-0h | R/W-0h | ||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-11 | RESERVED | R | 0h | Reserved |
10-8 | RBDS | R/W | 0h | Rx Buffer Data Field Size 0h = 8 byte data field 1h = 12 byte data field 2h = 16 byte data field 3h = 20 byte data field 4h = 24 byte data field 5h = 32 byte data field 6h = 48 byte data field 7h = 64 byte data field |
7 | RESERVED | R | 0h | Reserved |
6-4 | F1DS | R/W | 0h | Rx FIFO 1 Data Field Size 0h = 8 byte data field 1h = 12 byte data field 2h = 16 byte data field 3h = 20 byte data field 4h = 24 byte data field 5h = 32 byte data field 6h = 48 byte data field 7h = 64 byte data field |
3 | RESERVED | R | 0h | Reserved |
2-0 | F0DS | R/W | 0h | Rx FIFO 0 Data Field Size 0h = 8 byte data field 1h = 12 byte data field 2h = 16 byte data field 3h = 20 byte data field 4h = 24 byte data field 5h = 32 byte data field 6h = 48 byte data field 7h = 64 byte data field Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by the MCAN_RXESC register are stored to the Rx Buffer respectively Rx FIFO element. The rest of the frame's data field is ignored. |
MCAN_TXBC is shown in Figure 12-2165 and described in Table 12-4208.
Return to Summary Table.
Tx Buffer Configuration
Configure Tx FIFO/Queue mode, Tx FIFO/Queue size, number of dedicated Tx buffers, Tx buffer start address.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10C0h |
MCAN1_CFG | 2071 10C0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | TFQM | TFQS | |||||
R-0h | R/W-0h | R/W-0h | |||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | NDTB | ||||||
R-0h | R/W-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TBSA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TBSA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | RESERVED | R | 0h | Reserved |
30 | TFQM | R/W | 0h | Tx FIFO/Queue Mode 0h = Tx FIFO operation 1h = Tx Queue operation |
29-24 | TFQS | R/W | 0h | Transmit FIFO/Queue Size 0h = No Tx FIFO/Queue 1h-20h (1-32) = Number of Tx Buffers used for Tx FIFO/Queue > 20h (32) = Values greater than 32 are interpreted as 32 |
23-22 | RESERVED | R | 0h | Reserved |
21-16 | NDTB | R/W | 0h | Number of Dedicated Transmit Buffers 0h = No Dedicated Tx Buffers 1h-20h (1-32) = Number of Dedicated Tx Buffers > 20h (32) = Values greater than 32 are interpreted as 32 |
15-2 | TBSA | R/W | 0h | Tx Buffers Start Address Start address of Tx Buffers section in Message RAM (32-bit word address, see Message RAM Configuration). Note: Be aware that the sum of the MCAN_TXBC[29-24] TFQS and MCAN_TXBC[21-16] NDTB fields may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_TXFQS is shown in Figure 12-2166 and described in Table 12-4210.
Return to Summary Table.
Tx FIFO/Queue Status
Tx FIFO/Queue full indication and put index, Tx FIFO get index and fill level.
The Tx FIFO/Queue status is related to the pending Tx requests listed in the MCAN_TXBRP register. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (the MCAN_TXBRP register not yet updated).
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10C4h |
MCAN1_CFG | 2071 10C4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | TFQF | TFQPI | |||||
R-0h | R-0h | R-0h | |||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | TFGI | ||||||
R-0h | R-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TFFL | ||||||
R-0h | R-0h | ||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-22 | RESERVED | R | 0h | Reserved |
21 | TFQF | R | 0h | Tx FIFO/Queue Full 0h = Tx FIFO/Queue not full 1h = Tx FIFO/Queue full |
20-16 | TFQPI | R | 0h | Tx FIFO/Queue Put Index Tx FIFO/Queue write index pointer, range 0 to 31. |
15-13 | RESERVED | R | 0h | Reserved |
12-8 | TFGI | R | 0h | Tx FIFO Get Index Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (MCAN_TXBC[30] TFQM = 1h). |
7-6 | RESERVED | R | 0h | Reserved |
5-0 | TFFL | R | 0h | Tx FIFO Free Level Number of consecutive free Tx FIFO elements starting from the MCAN_TXFQS[12-8] TFGI field, range 0 to 32. Read as zero when Tx Queue operation is configured (MCAN_TXBC[30] TFQM = 1h). Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. |
MCAN_TXESC is shown in Figure 12-2167 and described in Table 12-4212.
Return to Summary Table.
Tx Buffer Element Size Configuration
Configure data field size for frame transmission.
Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10C8h |
MCAN1_CFG | 2071 10C8h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||||||||||
R-0h | |||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TBDS | ||||||||||||||
R-0h | R/W-0h | ||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-3 | RESERVED | R | 0h | Reserved |
2-0 | TBDS | R/W | 0h | Tx Buffer Data Field Size 0h = 8 byte data field 1h = 12 byte data field 2h = 16 byte data field 3h = 20 byte data field 4h = 24 byte data field 5h = 32 byte data field 6h = 48 byte data field 7h = 64 byte data field Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size MCAN_TXESC[2-0] TBDS, the bytes not defined by the Tx Buffer are transmitted as CCh (padding bytes). |
MCAN_TXBRP is shown in Figure 12-2168 and described in Table 12-4214.
Return to Summary Table.
Tx Buffer Request Pending
Tx buffers with pending transmission request.
Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via the MCAN_TXBAR register. The bits are reset after a requested transmission has completed or has been cancelled via the MCAN_TXBCR register.
The MCAN_TXBRP bits are set only for those Tx Buffers configured via the MCAN_TXBC register. After a MCAN_TXBRP bit has been set, a Tx scan (see Tx Handling) is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).
A cancellation request resets the corresponding transmission request pending bit of register the MCAN_TXBRP register. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding MCAN_TXBRP bit has been reset.
After a cancellation has been requested, a finished cancellation is signalled via the MCAN_TXBCF flag
• after successful transmission together with the corresponding MCAN_TXBTO bit
• when the transmission has not yet been started at the point of cancellation
• when the transmission has been aborted due to lost arbitration
• when an error occurred during frame transmission In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding MCAN_TXBCF bit is set for all unsuccessful transmissions.
Note: The MCAN_TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding MCAN_TXBRP bit is reset.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10CCh |
MCAN1_CFG | 2071 10CCh |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
TRP31 | TRP30 | TRP29 | TRP28 | TRP27 | TRP26 | TRP25 | TRP24 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TRP23 | TRP22 | TRP21 | TRP20 | TRP19 | TRP18 | TRP17 | TRP16 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TRP15 | TRP14 | TRP13 | TRP12 | TRP11 | TRP10 | TRP9 | TRP8 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TRP7 | TRP6 | TRP5 | TRP4 | TRP3 | TRP2 | TRP1 | TRP0 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | TRP31 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
30 | TRP30 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
29 | TRP29 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
28 | TRP28 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
27 | TRP27 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
26 | TRP26 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
25 | TRP25 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
24 | TRP24 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
23 | TRP23 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
22 | TRP22 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
21 | TRP21 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
20 | TRP20 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
19 | TRP19 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
18 | TRP18 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
17 | TRP17 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
16 | TRP16 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
15 | TRP15 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
14 | TRP14 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
13 | TRP13 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
12 | TRP12 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
11 | TRP11 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
10 | TRP10 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
9 | TRP9 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
8 | TRP8 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
7 | TRP7 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
6 | TRP6 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
5 | TRP5 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
4 | TRP4 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
3 | TRP3 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
2 | TRP2 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
1 | TRP1 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
0 | TRP0 | R | 0h | Transmission Request Pending 0h = No transmission request pending 1h = Transmission request pending |
MCAN_TXBAR is shown in Figure 12-2169 and described in Table 12-4216.
Return to Summary Table.
Tx Buffer Add Request
Add transmission requests.
Each Tx Buffer has its own Add Request bit. Writing 1h will set the corresponding Add Request bit; writing a 0h has no impact. This enables the Host CPU to set transmission requests for multiple Tx Buffers with one write to the MCAN_TXBAR register. The MCAN_TXBAR bits are set only for those Tx Buffers configured via the MCAN_TXBC register. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.
Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding MCAN_TXBRP bit already set), this add request is ignored.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10D0h |
MCAN1_CFG | 2071 10D0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
AR31 | AR30 | AR29 | AR28 | AR27 | AR26 | AR25 | AR24 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
AR23 | AR22 | AR21 | AR20 | AR19 | AR18 | AR17 | AR16 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
AR15 | AR14 | AR13 | AR12 | AR11 | AR10 | AR9 | AR8 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
AR7 | AR6 | AR5 | AR4 | AR3 | AR2 | AR1 | AR0 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
LEGEND: RW1TC = Read/Write 1 to Clear Bit; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | AR31 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
30 | AR30 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
29 | AR29 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
28 | AR28 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
27 | AR27 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
26 | AR26 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
25 | AR25 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
24 | AR24 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
23 | AR23 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
22 | AR22 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
21 | AR21 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
20 | AR20 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
19 | AR19 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
18 | AR18 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
17 | AR17 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
16 | AR16 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
15 | AR15 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
14 | AR14 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
13 | AR13 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
12 | AR12 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
11 | AR11 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
10 | AR10 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
9 | AR9 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
8 | AR8 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
7 | AR7 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
6 | AR6 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
5 | AR5 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
4 | AR4 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
3 | AR3 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
2 | AR2 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
1 | AR1 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
0 | AR0 | RW1TC | 0h | Add Request 0h = No transmission request added 1h = Transmission requested added |
MCAN_TXBCR is shown in Figure 12-2170 and described in Table 12-4218.
Return to Summary Table.
Tx Buffer Cancellation Request
Request cancellation of pending transmissions.
Each Tx Buffer has its own Cancellation Request bit. Writing a 1h will set the corresponding Cancellation Request bit; writing a 0h has no impact. This enables the Host CPU to set cancellation requests for multiple Tx Buffers with one write to the MCAN_TXBCR register. The MCAN_TXBCR bits are set only for those Tx Buffers configured via the MCAN_TXBC register. The bits remain set until the corresponding bit of the MCAN_TXBRP register is reset.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10D4h |
MCAN1_CFG | 2071 10D4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
CR31 | CR30 | CR29 | CR28 | CR27 | CR26 | CR25 | CR24 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CR23 | CR22 | CR21 | CR20 | CR19 | CR18 | CR17 | CR16 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
CR15 | CR14 | CR13 | CR12 | CR11 | CR10 | CR9 | CR8 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CR7 | CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CR0 |
RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h | RW1TC-0h |
LEGEND: RW1TC = Read/Write 1 to Clear Bit; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | CR31 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
30 | CR30 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
29 | CR29 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
28 | CR28 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
27 | CR27 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
26 | CR26 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
25 | CR25 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
24 | CR24 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
23 | CR23 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
22 | CR22 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
21 | CR21 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
20 | CR20 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
19 | CR19 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
18 | CR18 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
17 | CR17 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
16 | CR16 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
15 | CR15 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
14 | CR14 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
13 | CR13 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
12 | CR12 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
11 | CR11 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
10 | CR10 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
9 | CR9 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
8 | CR8 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
7 | CR7 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
6 | CR6 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
5 | CR5 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
4 | CR4 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
3 | CR3 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
2 | CR2 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
1 | CR1 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
0 | CR0 | RW1TC | 0h | Cancellation Request 0h = No cancellation pending 1h = Cancellation pending |
MCAN_TXBTO is shown in Figure 12-2171 and described in Table 12-4220.
Return to Summary Table.
Tx Buffer Transmission
Occurred
Signals successful
transmissions, set when corresponding MCAN_TXBRP flag is
cleared.
Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding MCAN_TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1h to the corresponding bit of register the MCAN_TXBAR register.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10D8h |
MCAN1_CFG | 2071 10D8h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
TO31 | TO30 | TO29 | TO28 | TO27 | TO26 | TO25 | TO24 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TO23 | TO22 | TO21 | TO20 | TO19 | TO18 | TO17 | TO16 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TO15 | TO14 | TO13 | TO12 | TO11 | TO10 | TO9 | TO8 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TO7 | TO6 | TO5 | TO4 | TO3 | TO2 | TO1 | TO0 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | TO31 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
30 | TO30 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
29 | TO29 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
28 | TO28 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
27 | TO27 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
26 | TO26 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
25 | TO25 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
24 | TO24 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
23 | TO23 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
22 | TO22 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
21 | TO21 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
20 | TO20 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
19 | TO19 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
18 | TO18 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
17 | TO17 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
16 | TO16 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
15 | TO15 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
14 | TO14 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
13 | TO13 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
12 | TO12 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
11 | TO11 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
10 | TO10 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
9 | TO9 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
8 | TO8 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
7 | TO7 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
6 | TO6 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
5 | TO5 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
4 | TO4 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
3 | TO3 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
2 | TO2 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
1 | TO1 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
0 | TO0 | R | 0h | Transmission Occurred 0h = No transmission occurred 1h = Transmission occurred |
MCAN_TXBCF is shown in Figure 12-2172 and described in Table 12-4222.
Return to Summary Table.
Tx Buffer Cancellation
Finished
Signals successful transmit
cancellation, set when corresponding MCAN_TXBRP flag is cleared
after cancellation request.
Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding MCAN_TXBRP bit is cleared after a cancellation was requested via the MCAN_TXBCR register. In case the corresponding MCAN_TXBRP bit was not set at the point of cancellation, MCAN_TXBCF[n] CF bit is set immediately. The bits are reset when a new transmission is requested by writing a 1h to the corresponding bit of the MCAN_TXBAR register.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10DCh |
MCAN1_CFG | 2071 10DCh |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
CF31 | CF30 | CF29 | CF28 | CF27 | CF26 | CF25 | CF24 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CF23 | CF22 | CF21 | CF20 | CF19 | CF18 | CF17 | CF16 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
CF15 | CF14 | CF13 | CF12 | CF11 | CF10 | CF9 | CF8 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CF7 | CF6 | CF5 | CF4 | CF3 | CF2 | CF1 | CF0 |
R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | CF31 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
30 | CF30 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
29 | CF29 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
28 | CF28 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
27 | CF27 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
26 | CF26 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
25 | CF25 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
24 | CF24 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
23 | CF23 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
22 | CF22 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
21 | CF21 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
20 | CF20 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
19 | CF19 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
18 | CF18 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
17 | CF17 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
16 | CF16 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
15 | CF15 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
14 | CF14 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
13 | CF13 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
12 | CF12 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
11 | CF11 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
10 | CF10 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
9 | CF9 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
8 | CF8 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
7 | CF7 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
6 | CF6 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
5 | CF5 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
4 | CF4 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
3 | CF3 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
2 | CF2 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
1 | CF1 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
0 | CF0 | R | 0h | Cancellation Finished 0h = No transmit buffer cancellation 1h = Transmit buffer cancellation finished |
MCAN_TXBTIE is shown in Figure 12-2173 and described in Table 12-4224.
Return to Summary Table.
Tx Buffer Transmission Interrupt Enable
Enable transmit interrupts for selected Tx buffers.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10E0h |
MCAN1_CFG | 2071 10E0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
TIE31 | TIE30 | TIE29 | TIE28 | TIE27 | TIE26 | TIE25 | TIE24 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TIE23 | TIE22 | TIE21 | TIE20 | TIE19 | TIE18 | TIE17 | TIE16 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
TIE15 | TIE14 | TIE13 | TIE12 | TIE11 | TIE10 | TIE9 | TIE8 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TIE7 | TIE6 | TIE5 | TIE4 | TIE3 | TIE2 | TIE1 | TIE0 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | TIE31 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
30 | TIE30 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
29 | TIE29 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
28 | TIE28 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
27 | TIE27 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
26 | TIE26 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
25 | TIE25 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
24 | TIE24 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
23 | TIE23 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
22 | TIE22 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
21 | TIE21 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
20 | TIE20 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
19 | TIE19 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
18 | TIE18 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
17 | TIE17 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
16 | TIE16 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
15 | TIE15 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
14 | TIE14 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
13 | TIE13 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
12 | TIE12 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
11 | TIE11 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
10 | TIE10 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
9 | TIE9 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
8 | TIE8 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
7 | TIE7 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
6 | TIE6 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
5 | TIE5 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
4 | TIE4 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
3 | TIE3 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
2 | TIE2 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
1 | TIE1 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
0 | TIE0 | R/W | 0h | Transmission Interrupt Enable 0h = Transmission interrupt disabled 1h = Transmission interrupt enable |
MCAN_TXBCIE is shown in Figure 12-2174 and described in Table 12-4226.
Return to Summary Table.
Tx Buffer Cancellation Finished Interrupt Enable
Enable cancellation finished interrupts for selected Tx buffers.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10E4h |
MCAN1_CFG | 2071 10E4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
CFIE31 | CFIE30 | CFIE29 | CFIE28 | CFIE27 | CFIE26 | CFIE25 | CFIE24 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CFIE23 | CFIE22 | CFIE21 | CFIE20 | CFIE19 | CFIE18 | CFIE17 | CFIE16 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
CFIE15 | CFIE14 | CFIE13 | CFIE12 | CFIE11 | CFIE10 | CFIE9 | CFIE8 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CFIE7 | CFIE6 | CFIE5 | CFIE4 | CFIE3 | CFIE2 | CFIE1 | CFIE0 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31 | CFIE31 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
30 | CFIE30 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
29 | CFIE29 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
28 | CFIE28 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
27 | CFIE27 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
26 | CFIE26 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
25 | CFIE25 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
24 | CFIE24 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
23 | CFIE23 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
22 | CFIE22 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
21 | CFIE21 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
20 | CFIE20 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
19 | CFIE19 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
18 | CFIE18 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
17 | CFIE17 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
16 | CFIE16 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
15 | CFIE15 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
14 | CFIE14 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
13 | CFIE13 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
12 | CFIE12 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
11 | CFIE11 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
10 | CFIE10 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
9 | CFIE9 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
8 | CFIE8 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
7 | CFIE7 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
6 | CFIE6 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
5 | CFIE5 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
4 | CFIE4 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
3 | CFIE3 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
2 | CFIE2 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
1 | CFIE1 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
0 | CFIE0 | R/W | 0h | Cancellation Finished Interrupt Enable 0h = Cancellation finished interrupt disabled 1h = Cancellation finished interrupt enabled |
MCAN_TXEFC is shown in Figure 12-2175 and described in Table 12-4228.
Return to Summary Table.
Tx Event FIFO Configuration
Tx event FIFO watermark, size and start address.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10F0h |
MCAN1_CFG | 2071 10F0h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | EFWM | ||||||
R-0h | R/W-0h | ||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | EFS | ||||||
R-0h | R/W-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
EFSA | |||||||
R/W-0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
EFSA | RESERVED | ||||||
R/W-0h | R-0h | ||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-30 | RESERVED | R | 0h | Reserved |
29-24 | EFWM | R/W | 0h | Event FIFO Watermark 0h = Watermark interrupt disabled 1h-20h (1-32) = Level for Tx Event FIFO watermark interrupt (MCAN_IR[13] TEFW) > 20h (32) = Watermark interrupt disabled |
23-22 | RESERVED | R | 0h | Reserved |
21-16 | EFS | R/W | 0h | Event FIFO Size 0h = Tx Event FIFO disabled 1h-20h (1-32) = Number of Tx Event FIFO elements > 20h (32) = Values greater than 32 are interpreted as 32 The Tx Event FIFO elements are indexed from 0 to MCAN_TXEFC[21-16] EFS field - 1. |
15-2 | EFSA | R/W | 0h | Event FIFO Start Address Start address of Tx Event FIFO in Message RAM (32-bit word address, see Message RAM Configuration). |
1-0 | RESERVED | R | 0h | Reserved |
MCAN_TXEFS is shown in Figure 12-2176 and described in Table 12-4230.
Return to Summary Table.
Tx Event FIFO Status
Tx event FIFO element lost/full indication, put index, get index, and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10F4h |
MCAN1_CFG | 2071 10F4h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | TEFL | EFF | |||||
R-0h | R-0h | R-0h | |||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | EFPI | ||||||
R-0h | R-0h | ||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | EFGI | ||||||
R-0h | R-0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | EFFL | ||||||
R-0h | R-0h | ||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-26 | RESERVED | R | 0h | Reserved |
25 | TEFL | R | 0h | This bit is a copy of interrupt flag MCAN_IR[15] TEFL. When the MCAN_IR[15] TEFL flag is reset, this bit is also reset. 0h = No Tx Event FIFO element lost 1h = Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero. |
24 | EFF | R | 0h | Event FIFO Full 0h = Tx Event FIFO not full 1h = Tx Event FIFO full |
23-21 | RESERVED | R | 0h | Reserved |
20-16 | EFPI | R | 0h | Event FIFO Put Index Tx Event FIFO write index pointer, range 0 to 31. |
15-13 | RESERVED | R | 0h | Reserved |
12-8 | EFGI | R | 0h | Event FIFO Get Index Tx Event FIFO read index pointer, range 0 to 31. |
7-6 | RESERVED | R | 0h | Reserved |
5-0 | EFFL | R | 0h | Event FIFO Fill Level Number of elements stored in Tx Event FIFO, range 0 to 32. |
MCAN_TXEFA is shown in Figure 12-2177 and described in Table 12-4232.
Return to Summary Table.
Tx Event FIFO Acknowledge
Tx event FIFO acknowledge last index of read elements, updates get index and fill level.
Instance | Physical Address |
---|---|
MCAN0_CFG | 2070 10F8h |
MCAN1_CFG | 2071 10F8h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | EFAI | ||||||||||||||||||||||||||||||
R-0h | R/W-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-5 | RESERVED | R | 0h | Reserved |
4-0 | EFAI | R/W | 0h | After the Host CPU has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to the MCAN_TXEFA[4-0] EFAI field. This will set the Tx Event FIFO Get Index MCAN_TXEFS[12-8] EFGI field to the MCAN_TXEFA[4-0] EFAI field + 1 and update the Event FIFO Fill Level MCAN_TXEFS[5-0] EFFL field. |