ZHCSNR7A March   2022  – August 2022 TPS55289

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Timing Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  VCC Power Supply
      2. 7.3.2  EXTVCC Power Supply
      3. 7.3.3  Operation Mode Setting
      4. 7.3.4  Input Undervoltage Lockout
      5. 7.3.5  Enable and Programmable UVLO
      6. 7.3.6  Soft Start
      7. 7.3.7  Shutdown and Load Discharge
      8. 7.3.8  Switching Frequency
      9. 7.3.9  Switching Frequency Dithering
      10. 7.3.10 Inductor Current Limit
      11. 7.3.11 Internal Charge Path
      12. 7.3.12 Output Voltage Setting
      13. 7.3.13 Output Current Monitoring and Cable Voltage Droop Compensation
      14. 7.3.14 Output Current Limit
      15. 7.3.15 Overvoltage Protection
      16. 7.3.16 Output Short Circuit Protection
      17. 7.3.17 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 PWM Mode
      2. 7.4.2 Power Save Mode
    5. 7.5 Programming
      1. 7.5.1 Data Validity
      2. 7.5.2 START and STOP Conditions
      3. 7.5.3 Byte Format
      4. 7.5.4 Acknowledge (ACK) and Not Acknowledge (NACK)
      5. 7.5.5 Target Address and Data Direction Bit
      6. 7.5.6 Single Read and Write
      7. 7.5.7 Multiread and Multiwrite
    6. 7.6 Register Maps
      1. 7.6.1 REF Register (Address = 0h, 1h)
      2. 7.6.2 IOUT_LIMIT Register (Address = 2h) [reset = 11100100h]
      3. 7.6.3 VOUT_SR Register (Address = 3h) [reset = 00000001h]
      4. 7.6.4 VOUT_FS Register (Address = 4h) [reset = 00000011h]
      5. 7.6.5 CDC Register (Address = 5h) [reset = 11100000h]
      6. 7.6.6 MODE Register (Address = 6h) [reset = 00100000h]
      7. 7.6.7 STATUS Register (Address = 7h) [reset = 00000011h]
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Switching Frequency
        2. 8.2.2.2 Output Voltage Setting
        3. 8.2.2.3 Inductor Selection
        4. 8.2.2.4 Input Capacitor
        5. 8.2.2.5 Output Capacitor
        6. 8.2.2.6 Output Current Limit
        7. 8.2.2.7 Loop Stability
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 第三方产品免责声明
    2. 11.2 接收文档更新通知
    3. 11.3 支持资源
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 术语表
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8.2.2.7 Loop Stability

The TPS55289 uses average current control scheme. The inner current loop uses internal compensation and requires the inductor value must be larger than 1.2/fSW. The outer voltage loop requires an external compensation. The COMP pin is the output of the internal voltage error amplifier. An external compensation network comprised of resistor and ceramic capacitors is connected to the COMP pin.

The TPS55289 operates in buck mode or boost mode. Therefore, both buck and boost operating modes require loop compensations. The restrictive one of both compensations is selected as the overall compensation from a loop stability point of view. Typically for a converter designed either work in buck mode or boost mode, the boost mode compensation design is more restrictive due to the presence of a right half plane zero (RHPZ).

The power stage in boost mode can be modeled by Equation 18.

Equation 19. GUID-AF4DD7D8-0423-47D2-B0DB-38E0428784B6-low.gif

where

  • RLOAD is the output load resistance.
  • D is the switching duty cycle in boost mode.
  • RSENSE is the equivalent internal current sense resistor, which is 0.055 Ω.

The power stage has two zeros and one pole generated by the output capacitor and load resistance. Use Equation 20 to Equation 22 to calculate them.

Equation 20. GUID-3A249926-B827-4A1D-A15A-3C6A23E64E26-low.gif
Equation 21. GUID-6FCA0741-4AC1-4602-8381-91D8B9DC5095-low.gif
Equation 22. GUID-48F3DBC9-9DFD-463F-A829-CAC8B3889BB4-low.gif

The internal transconductance amplifier together with the compensation network at the COMP pin constitutes the control portion of the loop. The transfer function of the control portion is shown by Equation 23.

Equation 23. GUID-85A630FD-2A41-411C-93A9-B2AF7F2A2B82-low.gif

where

  • GEA is the transconductance of the error amplifier.
  • REA is the output resistance of the error amplifier.
  • VREF is the reference voltage input to the error amplifier.
  • VOUT is the output voltage.
  • fCOMP1 and fCOMP2 are the pole’s frequency of the compensation network.
  • fCOMZ is the zero’s frequency of the compensation network.

The total open-loop gain is the product of GPS(s) and GC(s). The next step is to choose the loop crossover frequency, fC, at which the total open-loop gain is 1, namely 0 dB. The higher in frequency that the loop gain stays above 0 dB before crossing over, the faster the loop response. It is generally accepted that the loop gain cross over 0 dB at the frequency no higher than the lower of either 1/10 of the switching frequency, fSW, or 1/5 of the RHPZ frequency, fRHPZ.

Then, set the value of RC, CC, and CP by Equation 24 to Equation 26.

Equation 24. GUID-63C98696-6C94-4A41-B9B8-D5E481474D9E-low.gif

where

  • fC is the selected crossover frequency.
Equation 25. GUID-A6C4C787-4596-4B66-AC93-91D34D4C9BFF-low.gif
Equation 26. GUID-B2032936-7718-4CED-AC71-C60046438A44-low.gif

If the calculated CP is less than 10 pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.