MSP432P4111T 数据表 | 德州仪器 TI.com.cn

ZHCSHI9B December 2017 – June 2019 MSP432P4011T , MSP432P401VT , MSP432P401YT , MSP432P4111T , MSP432P411VT , MSP432P411YT

PRODUCTION DATA.

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

PZ|100

散热焊盘机械数据 (封装 | 引脚)

订购信息

Table 5-36 Comparator_E Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_CC	MIN	TYP	MAX	UNIT
V_CC	Supply voltage			1.62		3.7	V
I_{AVCC_COMP}	Comparator operating supply current into AVCC, excludes reference resistor ladder	CEPWRMD = 00, CEON = 1, CERSx = 00 (fast)	2.2 V, 3 V		10	15	µA
		CEPWRMD = 01, CEON = 1, CERSx = 00 (medium)	2.2 V, 3 V		8	10
		CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T_A = 30°C	2.2 V, 3 V			0.5
		CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T_A = 105°C	2.2 V, 3 V			0.5
I_{AVCC_REF}	Quiescent current of resistor ladder into AVCC, includes REF_A module current	CEREFACC = 0, CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0	2.2 V, 3 V		25	35	µA
I_{AVCC_REF}		CEREFACC = 1, CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0	2.2 V, 3 V		10	15	µA
V_REF	Reference voltage level	CERSx = 11, CEREFLx = 01, CEREFACC = 0	1.62 V	1.17	1.2	1.23	V
		CERSx = 11, CEREFLx = 10, CEREFACC = 0	2.2 V	1.95	2.0	2.05
		CERSx = 11, CEREFLx = 11, CEREFACC = 0	2.7 V	2.40	2.5	2.60
		CERSx = 11, CEREFLx = 01, CEREFACC = 1	1.62 V	1.15	1.2	1.23
		CERSx = 11, CEREFLx = 10, CEREFACC = 1	2.2 V	1.92	2.0	2.05
		CERSx = 11, CEREFLx = 11, CEREFACC = 1	2.7 V	2.4	2.5	2.6
V_IC	Common-mode input range			0		VCC–1	V
V_OFFSET	Input offset voltage	CEPWRMD = 00		–10		+10	mV
		CEPWRMD = 01		–20		+20
		CEPWRMD = 10		–20		+20
C_IN	Input capacitance	CEPWRMD = 00 or CEPWRMD = 01			8		pF
C_IN	Input capacitance	CEPWRMD = 10			8		pF
R_SIN	Series input resistance	On (switch closed)			2	4	kΩ
R_SIN	Series input resistance	Off (switch open)		50			MΩ
t_PD	Propagation delay, response time	CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV			330	550	ns
		CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV			410	650	ns
		CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV				30	µs
t_PD,filter	Propagation delay with filter active	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 00			0.6	0.9	µs
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 01			1.1	1.6
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 10			2	3
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 11			4	6
t_{EN_CMP}	Comparator enable time	CEON = 0 to 1, CEPWRMD = 00, VIN+, VIN- from pins, Overdrive ≥ 20 mV			0.8	1	µs
		CEON = 0 to 1, CEPWRMD = 01, VIN+, VIN- from pins, Overdrive ≥ 20 mV			0.9	1.2
		CEON = 0 to 1, CEPWRMD = 10, VIN+, VIN- from pins, Overdrive ≥ 20 mV			15	25
t_{EN_CMP_VREF}	Comparator and reference ladder and reference voltage enable time	CEON = 0 to 1, CEPWRMD = 00, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120	µs
		CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120
		CEON = 0 to 1, CEPWRMD = 10, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120
		CEON = 0 to 1, CEPWRMD = 00, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180
		CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180
		CEON = 0 to 1, CEPWRMD = 10, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180
t_{EN_CMP_RL}	Comparator and reference ladder enable time	CEON = 0 to 1, CEPWRMD = 00, CEREFLx = 10, CERSx = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			1.5	2	µs
		CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			1.5	2
		CEON = 0 to 1, CEPWRMD = 10, CEREFLx = 10, CERSx = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			15	25
V_{CMP_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder, n = 0 to 31		VIN × (n + 0.9) / 32	VIN × (n + 1) / 32	VIN × (n + 1.1) / 32	V