ZHCSDE3G February 2015 – October 2022 DP83867CR , DP83867IR
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
Write register 0x0170 to value 0x0C50.
This write disables the output clock on the CLK_OUT pin.