

Band Pass Filtered Inverting Attenuator Circuit




Caelan (Zak) Kaye

Design Goals

Input		Output		Supply		
V_{iMin}	V_{iMax}	V_{oMin}	V_{oMax}	V_{cc}	V_{ee}	V_{ref}
100mV _{pp}	50V _{pp}	1mV _{pp}	500mV _{pp}	15V	-15V	0V

Design Description

This tunable band-pass attenuator reduces signal level by -40dB over the frequency range from 10Hz to 100kHz. It also allows for independent control of the DC output level. For this design, the pole frequencies were selected outside the pass band to minimize attenuation within the specified bandwidth range.



Design Notes

1. If a DC voltage is applied to V_{ref} be sure to check common mode limitations.
2. Keep R_3 as small as possible to avoid loading issues while maintaining stability.
3. Keep the frequency of the second pole in the low-pass filter (f_{p3}) at least twice the frequency of the first low-pass filter pole (f_{p2}).

Design Steps

1. Set the pass-band gain.

$$\text{Gain} = -\frac{R_2}{R_1} = -0.01 \frac{\text{V}}{\text{V}} \left(-40\text{dB} \right)$$

$$R_1 = 100\text{k}\Omega$$

$$R_2 = 0.01 \times R_1 = 1 \text{ k}\Omega$$

2. Set high-pass filter pole frequency (f_{p1}) below f_i .

$$f_i = 10\text{Hz}, f_{p1} = 2.5\text{Hz}$$

3. Set low-pass filter pole frequency (f_{p2} and f_{p3}) above f_h .

$$f_h = 100\text{kHz}$$

$$f_{p2} = 150\text{kHz}$$

$$f_{p3} \geq 2 \times f_{p2} = 300\text{kHz}$$

$$f_{p3} = 300\text{kHz}$$

4. Calculate C_1 to set the location of f_{p1} .

$$C_1 = \frac{1}{2\pi \times R_1 \times f_{p1}} = \frac{1}{2\pi \times 100\text{k}\Omega \times 2.5\text{Hz}} = 0.636 \mu\text{F} \approx 1 \mu\text{F} \text{ (Standard Value)}$$

5. Select components to set f_{p2} and f_{p3} .

$$R_3 = 8.2\Omega \text{ (provides stability for cap loads up to } 100\text{nF)}$$

$$C_2 = \frac{1}{2\pi \times (R_2 + R_3) \times f_{p2}} = \frac{1}{2\pi \times 1008.2\Omega \times 150\text{kHz}} \\ = 1052\text{pF} \approx 1200\text{pF} \text{ (Standard Value)}$$


$$C_3 = \frac{1}{2\pi \times R_3 \times f_{p3}} = \frac{1}{2\pi \times 8.2\Omega \times 300\text{kHz}} = 64.7 \text{ nF} \approx 68\text{nF} \text{ (Standard Value)}$$

Design Simulations


DC Simulation Results

The amplifier passes DC voltages applied to the noninverting pin up to the common mode limitations of the op amp ($\pm 13\text{V}$ in this design)

AC Simulation Results



Transient Simulation Results



Design References

Texas Instruments, [Simulation for Band Pass Filtered Inverting Attenuator Circuit](#), circuit SPICE simulation file

Texas Instruments, [Bandpass-Filtered -40-DB Attenuator, Less than 0.1-DB Error](#), reference design

Design Featured Op Amp

OPA1612	
V_{SS}	4.5V to 36V
V_{inCM}	$V_{ee}+2V$ to $V_{cc}-2V$
V_{out}	$V_{ee}+0.2V$ to $V_{cc}-0.2V$
V_{os}	100 μ V
I_q	3.6mA/Ch
I_b	60nA
UGBW	40MHz
SR	27V/ μ s
#Channels	1 and 2
OPA1612	

Design Alternate Op Amp

OPA172	
V_{SS}	4.5V to 36V
V_{inCM}	$V_{ee}-100mV$ to $V_{cc}-2V$
V_{out}	Rail-to-rail
V_{os}	200 μ V
I_q	1.6mA/Ch
I_b	8pA
UGBW	10MHz
SR	10V/ μ s
#Channels	1, 2, and 4
OPA172	

Trademarks

All trademarks are the property of their respective owners.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2019) to Revision B (October 2024) Page

- Updated the format for tables, figures, and cross-references throughout the document..... 1

Changes from Revision * (July 2017) to Revision A (February 2019) Page

- Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page..... 1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated