

LMG210xR0xx 100V GaN Half-Bridge Power Stage With Integrated Protection and Smart-Switching Features

1 Features

- GaN half bridge power stage with integrated driver: 100V (GaN FET options: 2.2mΩ, 4.4mΩ)
- Efficient and high-density power conversion with
 - Ultra-low propagation delay (20ns) and matching (2ns)
 - Independent turn-on and turn-off slew-rate control for both the GaN FETs
 - Zero-voltage detection (ZVD) reporting for dead-time optimization
 - Ideal diode mode (IDM) to reduce third quadrant losses in soft switching application
- Input control flexibility
 - Independent input mode (IIM) control
 - Single PWM input with resistor programmable dead time option for IO-limited controllers
- Robust protection
 - Interlock protection in IIM mode (LMG2104)
 - Internal bootstrap supply voltage regulation to prevent GaN FET overdrive
 - V_{DS} monitoring based cycle-by-cycle short-circuit protection
 - Fault indication for over-temperature, supply under-voltage and short-circuit events
- External bias power supply: 5V
 - Supports 3.3V and 5V input logic levels
- Parasitic optimized QFN package with exposed top pad to support top-side cooling

2 Applications

- [Server PSU and BBU](#)
- [Telecom power](#)
- [Energy infrastructure](#)
- [Motor drives](#)
- [Class-D audio amplifiers](#)

3 Description

The LMG210xR0xx device is a family of 100V half-bridge power stages, with integrated gate-driver and enhancement-mode gallium nitride (GaN) FETs. The devices consist of a high-frequency GaN FET driver in a half-bridge configuration, that drives two 100V GaN FETs.


GaN FETs provide significant advantages for power conversion as GaN FETs have zero reverse recovery and very small input capacitance (C_{ISS}) and output capacitance (C_{OSS}). All the devices are mounted on a completely bond-wire free package platform with minimized package parasitic elements, which can be easily mounted on PCBs.

The TTL logic compatible inputs support 3.3V and 5V logic levels, regardless of the VCC voltage. A proprietary bootstrap voltage control technique regulates the gate voltages of the enhancement mode GaN FETs within the safe operating range. The device extends advantages of discrete GaN FETs by offering a more user-friendly interface. The device is an excellent option for applications requiring high-frequency, high-efficiency operation in a small form factor.

Device Information

PART NUMBER ⁽³⁾	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
LMG210xR022	VBN (VQFN-FCRLF, 18)	7mm × 4.5mm
LMG210xR044	RAR (VQFN-FCRLF, 17)	5.5mm × 4.5mm

- (1) For more information, see [Section 7](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) See the [Device Comparison Tables](#).



Simplified Block Diagram



Table of Contents

1 Features	1	5.4 Trademarks.....	4
2 Applications	1	5.5 Electrostatic Discharge Caution.....	4
3 Description	1	5.6 Glossary.....	4
4 Device Comparison	3	6 Revision History	4
5 Device and Documentation Support	4	7 Mechanical, Packaging, and Orderable Information	5
5.1 Documentation Support.....	4	7.1 Tape and Reel Information.....	5
5.2 Receiving Notification of Documentation Updates.....	4	7.2 Mechanical Data.....	7
5.3 Support Resources.....	4		

ADVANCE INFORMATION

4 Device Comparison

Table 4-1. Device Comparison

DEVICE		R _{DS (ON)} (mΩ)	PACKAGE SIZE ⁽²⁾
LMG2105R022VBNR	LMG2104R022VBNR	2.2	7.00mm × 4.50mm
LMG2105R044RARR	LMG2104R044RARR	4.4	5.50mm × 4.50mm

Table 4-2. Feature Comparison

PART NUMBER	INTERLOCK IN IIM MODE
LMG2104Rxxx	Enabled
LMG2105Rxxx	Disabled

5 Device and Documentation Support

5.1 Documentation Support

5.1.1 Related Documentation

- Texas Instruments, [Layout Considerations for LMG5200 GaN Power Stage application note](#)
- Texas Instruments, [Using the LMG5200: GaN Half-Bridge Power Stage EVM user's guide](#)

5.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

5.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

5.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.


6 Revision History

DATE	REVISION	NOTES
May 2026	*	Initial Release


7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG2104R022VBNR	VQFN-FCRLF	VDN	18	2000	330	16.4	5.3	7.8	1.2	8	16.0	Q1
LMG2104R044RARR	VQFN-FCRLF	RAR	17	2000	330	16.4	4.8	5.8	1.15	8	16.0	Q1
LMG2105R022VBNR	VQFN-FCRLF	VDN	18	2000	330	16.4	5.3	7.8	1.2	8	16.0	Q1
LMG2105R044RARR	VQFN-FCRLF	RAR	17	2000	330	16.4	4.8	5.8	1.15	8	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



ADVANCE INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG2104R022VBNR	VQFN-FCRLF	VBN	18	2000	336.6	336.6	28.6
LMG2104R044RARR	VQFN-FCRLF	RAR	17	2000	336.6	336.6	28.6
LMG2105R022VBNR	VQFN-FCRLF	VBN	18	2000	336.6	336.6	28.6
LMG2105R044RARR	VQFN-FCRLF	RAR	17	2000	336.6	336.6	28.6


7.2 Mechanical Data

PACKAGE OUTLINE

VBN0018A

VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



ADVANCE INFORMATION


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT
VQFN-FCRLF - 0.85 mm max height

VBN0018A

PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

VBN0018A

EXAMPLE STENCIL DESIGN
VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

ADVANCE INFORMATION

ADVANCE INFORMATION




PACKAGE OUTLINE

RAR0017B

VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RAR0017B

VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RAR0017B

VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
XLMG2104R022VBNR	Active	Preproduction	VQFN-FCRLF (VBN) 18	2500 LARGE T&R	-	Call TI	Call TI	-40 to 150	
XLMG2104R044RARR	Active	Preproduction	VQFN-FCRLF (RAR) 17	2500 LARGE T&R	-	Call TI	Call TI	-40 to 150	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RAR0017B



PACKAGE OUTLINE
VQFN-FCRLF - 0.85 mm max height


PLASTIC QUAD FLATPACK - NO LEAD




4229681/B 03/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE: 15X



SOLDER MASK DETAILS

4229681/B 03/2024

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RAR0017B

VQFN-FCRLF - 0.85 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 15X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PAD 5, 6 & 7: 75%
 PAD 17: 76%

4229681/B 03/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW


VBN 18

VQFN-FCRLF - 0.85 mm max height

4.5 x 7, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4230977/A

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025