# INA151 110V, 125dB CMRR Precision Difference Amplifier With Enable/Disable Function

1 Features

- Wide voltage ranges:
  - Operational common-mode voltage: 4.3V to 110V
  - Reverse protection voltage: Down to −85V
  - Differential input voltage: Up to ±5V
- High precision in high common-mode voltage systems:
  - CMRR: 125dB (minimum) for G=1V/V, 2/3V/V
  - Gain error drift: 2ppm/ºC (maximum)
  - Gain error: ±0.025% (maximum) for G=1V/V, 2/3V/V, 1/2V/V
  - Offset voltage drift: ±0.6µV/ºC (maximum) for G=1V/V
  - Offset voltage: ±900µV (maximum) for G=1V/V
- Four gain variants:
  - A: G = 1V/V
  - B: G = 2/3V/V
  - C: G = 1/2V/V
  - D: G = 1/4V/V
- Ultra-high input impedance (minimum of 1MΩ)
- Enable/Disable Function:
  - Hi-Z output during disable
- Bandwidth: 620kHz (typical) for G = 1V/V
- Power supply range:
  - Supply range: 2.7V (±1.35V) to 20V (±10V)
  - Low quiescent current when enabled: 430µA ($I_{Q(VS+)}$ typical), −460µA (($I_{Q(VS−)}$ typical)
- Specified temperature range: –40°C to 125°C

2 Applications

- Battery cell formation and test equipment
- Analog input module
- Mixed module (AI, AO, DI, DO)
- Precision Multifunction Input Output DAQ

INA151 Simplified Example Application Schematic of INA151B

3 Description

The INA151 is a precision difference amplifier with an input common-mode voltage range of up to 110V above negative supply (recommended). The INA151 can accurately measure voltages in the presence of high common-mode voltage with a high common-mode rejection ratio of 125dB minimum and common-mode input impedance of >1.4MΩ and an offset voltage drift of 0.6µV/ºC for gain of 1V/V.

The INA151 is offered in gain options of 1V/V (INA151A), 2/3V/V (INA151B), 1/2V/V (INA151C) and 1/4V/V (INA151D).

The INA151 has an Enable/Disable (EN) pin that provide a high-impedance output to allow stacking multiple INA151 on the outputs. In many applications this reduces the need for an input multiplexer.

The INA151 is offered in standard 8-pin packages such as SOT-23.

Package Information

PART NUMBER[1]	VERSION	PACKAGE[2]	PACKAGE SIZE[3]
INA151	A (G=1)	DDF (SOT-23, 8)	2.9mm × 2.8mm
	B (G=2/3)		
	C (G=1/2)		
	D (G=1/4)		

(1) See the Device Comparison Table.
(2) For more information, see Section 11.
(3) The package size (length × width) is a nominal value and includes pins, where applicable.

Table of Contents

4 Device Comparison Table

DEVICE	VERSION	GAIN	PACKAGE LEADS
			SOT-23 DDF
INA151	A	1	8
	B	2/3	8
	C	1/2	8
	D	1/4	8

5 Pin Configuration and Functions

Figure 5-1. INA151 DDF Package, 8-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

PIN		TYPE[1]	DESCRIPTION
NAME	SOT-23		
INN	2	I	Negative (inverting) input
INP	3	I	Positive (non-inverting) input
VOUT	6	O	Output
REF	1	I	Reference input
VS–	4	—	Negative supply
VS+	7	—	Positive supply
EN	8	I	Enable/Disable input
DGND	5	—	Digital Ground

(1)   I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_S	Supply voltage on VS+, VS– pins	Dual supply, VS = (VS+) – (VS–)	±1.35	±10	V
		Single supply, VS = (VS+), (VS–) = GND	2.7	20	
	Signal input voltage on INP, INN pins	Common-mode	(V–) – 85	(V–) + 120	
		Differential	–5	5	
	Output voltage on OUT pin		(V–) – 0.5	(V+) + 0.3	V
	Reference voltage on REF pin		(V–) – 0.5	(V+) + 0.3	V
V_{DGND}	Enable logic input voltage on DGND pin		(V–) – 0.5	(V+) + 0.3	V
	Enable logic input voltage on EN pin		V_{DGND}	(V+) + 0.3	V
	Output short-circuit[2]		Continuous		
T_A	Operating temperature		–55	125	°C
T_{stg}	Storage temperature		–55	125	°C
	Junction temperature			150	°C
	Lead temperature (soldering, 10 s)			300	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Short-circuit to V_S / 2.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V_S	Supply voltage	Single-supply	2.7	10	20	V
		Dual-supply	±1.35	±5	±10	
T_A	Specified temperature		–40		125	°C

Product Folder Links: *INA151*

6.4 Thermal Information

THERMAL METRIC[1]		INA151	UNIT
		DDF (SOT-23)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	151.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	77.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	71.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	5.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	71.2	°C/W

(1)   For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.5 Electrical Characteristics

at T_A = 25°C, V_S = ±5 V, R_L = 10 kΩ, V_{DGND} = V_{REF} = V_{CM} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT							
V_{OS}	Offset voltage (RTI)	V_S = ±5V, V_{CM} = 0V	G=1 (A)		±0.3	±0.9	mV
			G=2/3 (B)		±0.37	±1.3	
			G=1/2 (C)		±0.52	±1.7	
			G=1/4 (D)		±0.96	±3.4	
	Offset voltage drift (RTI)	T_A = –40°C to 125°C	G=1 (A)		±0.1	±0.6	µV/°C
			G=2/3 (B)		±0.15	±0.92	
			G=1/2 (C)		±0.2	±1.2	
			G=1/4 (D)		±0.4	±2.4	
PSRR	Power-supply rejection ratio (RTI)	V_S = ±1.35V to ±10V, V_{CM} = (VS–) + 40V	G=1 (A)	83			dB
			G=2/3 (B)	79			
			G=1/2 (C)	76			
			G=1/4 (D)	69			
V_{CM}	Common-mode voltage [1]	T_A = –40°C to 125°C		(V–) + 4.3		(V–) + 110	V
V_{DM}	Differential-mode voltage [1]	T_A = –40°C to 125°C		–5		5	V
		T_A = –40°C to 125°C	G=1/4	–4.7		4.7	
CMRR	Common-mode voltage rejection	V_{CM} = –0.7V to 105V, R_S = 0Ω	G=1, 2/3, 1/2	125	137		dB
			G=1/4	123	135		
RVR	Reference voltage rejection	V_{REF} = –4.7V to 4.7V	G=1, 2/3		±50	±250	µV/V
		V_{REF} = –4.7V to 4.5V	G=1/2		±50	±250	
		V_{REF} = –4.7V to 0.1V	G=1/4		±50	±250	
	Reverse input protection			(V–) – 85			V
R_{DM}	Differential input impedance			45			kΩ
R_{CM}	Common-mode input impedance	V_{CM} = 0V to 110V		1			MΩ
	Output impedance	EN = HIGH			See *Typical Characteristics*		Ω
		EN = LOW	G=1 (A)		562.5		kΩ
			G=2/3 (B)		395.83		
			G=1/2 (C)		312.5		
			G=1/4 (D)		187.5		
I_B	Input bias current	V_{DM} = 0mV, IB+			21		µA
		V_{DM} = 0mV, IB–			21		
		V_{DM} = 5V, EN=HIGH[4]			+55/–11		
		V_{DM} = 5V, EN=LOW			+/–30		
	Input bias current drift	T_A = –40°C to 125°C			1.8		nA/°C
I_{OS}	Input offset current[2]	V_{DM}= 0mV			±250		pA
	Input offset current drift[2]	T_A = –40°C to 125°C			0.3		pA/°C
NOISE							
e_N	Voltage noise (RTI)	f = 1kHz	G=1 (A)		485		nV/√Hz
			G=2/3 (B)		502		
			G=1/2 (C)		506		
			G=1/4 (D)		576		
GAIN							
GE	Gain error	V_{DM} = ±4.7V			±0.005	±0.025	%
	Gain error		G=1/4		±0.015	±0.04	
	Gain error drift	T_A = –40°C to +125°C			0.05	2	ppm/°C
	Gain non-linearity	V_{DM}= ±4.7V			2		ppm

Product Folder Links: *INA151*

at T_A = 25°C, V_S = ±5 V, R_L = 10 kΩ, V_{DGND} = V_{REF} = V_{CM} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
OUTPUT								
	Output voltage	R_L = 10kΩ, T_A = –40°C to 125°C			(V–) + 0.3		(V+) – 0.3	V
C_L	Load capacitance	Stable operation	G=1 (A), 2/3 (B)			0.5		nF
			G=1/2 (C), 1/4 (D)			0.3		
I_{SC}	Short-circuit current	Continuous to Vs/2	Sinking			25		mA
			Sourcing			17		
FREQUENCY RESPONSE								
BW	Bandwidth, –3 dB	C_L=100pF	G=1 (A)			620		kHz
			G=2/3 (B)			850		
			G=1/2 (C)			1080		
			G=1/4 (D)			1600		
SR	Slew rate	V_{DM}=±4.7V				2.2		V/µs
t_S	Settling time	V_{DM}= ±4.5V-step, V_{CM}=5V	G=1 (A)	To 0.1%		9		µs
				To 1%		4.8		
			G=2/3 (B)	To 0.1%		7.6		
				To 1%		3.8		
			G=1/2 (C)	To 0.1%		10.2		
				To 1%		2.7		
			G=1/4 (D)	To 0.1%		8.9		
				To 1%		1.9		
	Output enable time			To 0.1%		15		µs
	Output disable time[3]			To 0.1%		16		
	Overload recovery	50% input overload				16		µs
POWER SUPPLY								
$I_{Q(VS+)}$	Quiescent current into VS+	V_{DM} = 0V, EN = HIGH				430	550	µA
$I_{Q(VS–)}$	Quiescent current into VS–	V_{DM} = 0V, EN = HIGH			–570	–460		µA
I_Q	Quiescent current into VS+/VS–	V_{DM} = 0V, EN = LOW				±300		µA
	Quiescent current drift	V_{DM} = 0V, T_A = –40°C to 125°C				–0.07		µA/°C
ENABLE LOGIC								
V_{EN}	Enable input logic low	EN = LOW, DGND			DGND		DGND + 0.9	V
	Enable input logic high	EN = HIGH, DGND			DGND + 2		DGND + 5	V
	Enable input current	V_{EN} = DGND + 5V				1.9		µA
V_{DGND}	DGND voltage	(VS+) – (VS–) ≤ 12.7V			(VS–)		(VS+) – 2.7	V
V_{DGND}	DGND voltage	(VS+) – (VS–) > 12.7V			(VS–)		(VS–) + 10	V

(1) Keep both inputs above minimum requirement.
(2) Specified by design.
(3) Output disable time depends on the output network of the device which is different for each variant and the load connected. See *Typical Characteristics* for more information.
(4) Asymmetrical input bias current flow, positive IB flowing into the device, negative IB flowing out of the device. See chapter *"Low Input Bias Current"* for more information.

6.6 Typical Characteristics

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)


N=9512   Mean=−99.98µV   Std. Dev.=197.78µV

Figure 6-1. Typical Distribution Offset Voltage (Input Referred) (G=1)

N=9512   Mean=−73.15µV   Std. Dev.=296µV

Figure 6-2. Typical Distribution Offset Voltage (Input Referred) (G=2/3)

N=7337   Mean=−138.78µV   Std. Dev.=385.93µV

Figure 6-3. Typical Distribution Offset Voltage (Input Referred) (G=1/2)

N=7550   Mean=−130.72µV   Std. Dev.=828.87µV

Figure 6-4. Typical Distribution Offset Voltage (Input Referred) (G=1/4)

Product Folder Links: *INA151*

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)


N=9512   Mean=0.021μV/V   Std. Dev.=0.095μV

Figure 6-5. Typical Distribution CMRR (G=1)

N=9730   Mean=0.0015μV/V   Std. Dev. = 0.082μV/V

Figure 6-6. Typical Distribution CMRR (G=2/3)

N=7337   Mean=0.0005μV/V   Std. Dev.=0.083μV/V

Figure 6-7. Typical Distribution CMRR (G=1/2)

N=7550   Mean=−0.033μV/V   Std. Dev.=0.104μV/V

Figure 6-8. Typical Distribution CMRR (G=1/4)

N=9512   Mean=-0.0043%   Std. Dev. =0.0027%

Figure 6-9. Typical Distribution of Gain Error (G=1)


N=9730   Mean=-0.0044%   Std. Dev. = 0.0028%

Figure 6-10. Typical Distribution of Gain Error (G=2/3)

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)

N=7337   Mean=-0.0001%   Std. Dev. = 0.0039%

Figure 6-11. Typical Distribution of Gain Error (G=1/2)

N=7337   Mean=0.0118%   Std. Dev. =0.0053%

Figure 6-12. Typical Distribution of Gain Error (G=1/4)

N=16   Mean=0.046ppm/ºC   Std. Dev. = 0.015ppm/ºC

Figure 6-13. Typical Distribution of Gain Error Drift (G=2/3)

Normalized to 0mV

Figure 6-14. Offset Voltage (Input referred) vs Temperature

Figure 6-15. CMRR vs Temperature

Figure 6-16. Gain Error vs Temperature

Product Folder Links: *INA151*

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)


**Figure 6-17. Input Bias Current vs Temperature**

**Figure 6-18. Offset Voltage (Input Referred) vs Input Common-Mode Voltage**

**Figure 6-19. Input Bias Current vs Input Common-Mode Voltage**

**Figure 6-20. Input Bias Current vs Input Differential Voltage**

**Figure 6-21. Input Bias Current vs Reverse Input Common-Mode Voltage**

Figure 6-22. Non-Linearity vs Output Voltage (G=1)

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)


**Figure 6-23. Non-Linearity vs Output Voltage (G=2/3)**

**Figure 6-24. Non-Linearity vs Output Voltage (G=1/2)**

**Figure 6-25. Non-Linearity vs Output Voltage (G=1/4)**


Figure 6-26. CMRR (Referred to Input) vs Frequency

Figure 6-27. AC PSRR+ (Referred to Input) vs Frequency

Figure 6-28. AC PSRR- (Referred to Input) vs Frequency

Product Folder Links: *INA151*

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)

V_S = ±5V   Capacitive load = 100pF

Figure 6-29. Closed Loop Gain vs Frequency

Figure 6-30. Input Referred Voltage Noise Spectral Density

Figure 6-31. Output Impedance vs Frequency

G = 1 V/V

Figure 6-32. Input Referred 0.1Hz to 10Hz Voltage Noise in Time Domain, G=1V/V

G = 2/3 V/V

Figure 6-33. Input Referred 0.1Hz to 10Hz Voltage Noise in Time Domain, G=2/3V/V

G = 1/2 V/V

Figure 6-34. Input Referred 0.1Hz to 10Hz Voltage Noise in Time Domain, G=1/2V/V

Product Folder Links: *INA151*

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)

Figure 6-35. Input Referred 0.1Hz to 10Hz Voltage Noise in Time Domain, G=1/4V/V

G=1V/V

Figure 6-36. Large Signal Step Response

G = 1V/V V_S = ±5V   Capacitive load = 100pF

Figure 6-37. Small-Signal Step Response

Figure 6-38. Settling Time

Figure 6-39. Positive Output Voltage Swing vs Output Current

Figure 6-40. Negative Output Voltage Swing vs Output Current

Product Folder Links: *INA151*

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±5V, R_L = 10kΩ, C_L = 10pF, V_{REF} = V_S / 2, V_{CM} = (V_{IN+} + V_{IN-}) / 2 = V_S / 2, and G = 1 (A) (unless otherwise noted)

**Figure 6-41. Enable/Disable vs Time**

Figure 6-42. Short-Circuit Current vs Temperature

Figure 6-43. Overload Recovery

Figure 6-44. Quiescent Current vs Temperature, G=1

Product Folder Links: *INA151*

7 Detailed Description

7.1 Overview

7.1.1 INA151 Transconductance Architecture Overview

The INA151 employs a transconductance-based architecture utilizing current-feedback amplifier topology to achieve low bias currents of 20µA and a common-mode voltage of 110V above negative supply. The block diagram illustrated in Figure 7-1 demonstrates the dual-stage approach of this architecture. In the first stage the differential voltage is translated to a differential current through R1. The differential output current is further converted into a single-ended output voltage in the second amplifier stage.

The closed-loop voltage gain VOUT/VIN is established by the ratio of the internal precision resistors R3 by R1. Consequently, gain accuracy is mainly limited by the resistor matching tolerance between the signal paths, making precision thin-film resistor implementation critical for the performance.

These key architectural features make the INA151 ideally suited for serial stacked battery cell monitoring applications, enabling precise voltage measurements across up to 20 series-connected battery cells.

The INA151 encompasses four gain variants. The INA151A version offers gain option of 1, while the INA151B, INA151C and INA151D versions offer gain options of ⅔, ½ and ¼ respectively. The multiple gain variants are designed to accommodate the full-scale input ranges of various ADC requirements, maximizing measurement resolution and dynamic range.

7.1.2 Multiplexing Capability

The integrated enable/disable control with high-impedance output state facilitates multiplexed operation modes. This architecture enables parallel connection of multiple INA151 devices with common output nodes, allowing sequential amplifier selection for single ADC sampling applications through digital enable control.

The INA151 is available in industry standard packages including SOT-23.

Product Folder Links: *INA151*

7.2 Functional Block Diagram

Figure 7-1. INA151A Simplified Internal Schematic

7.3 Feature Description

7.3.1 Input Common-Mode Voltage Range

The INA151 input common-mode voltage range extends from 4.3V up to 110V from negative supply and features a high DC CMRR of 140dB (typical).

Figure 7-2. Offset Voltage (Input Referred) vs Input Common-Mode Voltage

Figure 7-2 outlines the linear performance region of the INA151. A high common-mode rejection can be expected when operating within the limits of the V_{CM} versus V_{OUT} graph.

The INA151 is protected against negative common-mode voltages extending down to −85V. This is useful when multiple battery cells are connected in stack and accidental miswiring occurs. The reverse current is limited by the input resistors and supply resistors of maximum 5mA at a negative common-mode voltage of −85V.

Figure 7-3. Input Bias Current vs Reverse Input Common-Mode Voltage

If the external power supply cannot sink reverse current an additional reverse path through DGND pin is provided.

A minimum input common-mode voltage of 4.3V above the negative supply is required to operate the input amplifier in the linear region.

Product Folder Links: *INA151*

7.3.2 Low Input Bias Current

The topology in the INA151 build in an input bias current stage that requires a typical common-mode bias current of 20µA to allow operate at very high common-mode voltages. As shown in Figure 7-4, the bias stage allows the common-mode bias current to be constant across the common-mode range, enabling minimal error implications for a precision voltage monitoring system.

The bias circuit in the INA151 includes resistance between the input pins with an effective differential input impedance of 45kΩ. This differential impedance creates differential input bias current flowing in and out of the device proportional to the input differential voltage, depicted in Figure 7-5. The total input bias current for each input pin is the summation of the common-mode leakage from input to reference, IBCM, and the differential current, IBDIFF.

Figure 7-4. INA151 Input Bias Current vs Common-Mode Voltage

Figure 7-5. INA151 Input Bias Current vs Differential Input Voltage

Submit Document Feedback   19
Product Folder Links: INA151

7.3.3 Reference Voltage Range for G=1/4 (INA151D)

The topology of the internal amplifiers in INA151D establishes constraint on linear performance dependent on supply voltage, common-mode input voltage and reference voltage. Figure 7-6 illustrates this interdependency, showing how the (input referred) offset voltage increases non-linearly if the reference voltage exceeds the linear operating range.

For a power supply configuration of V_S= ±5V and common-mode input voltage set to mid-supply. Keep V_{REF} at or below GND (down to negative supply, thus −5V) for linear operating including temperature and process variation.

For a power supply configuration of VS = ±10V and common-mode input voltage set to mid-supply. Keep V_{REF} at or below 2V (down to negative supply, thus −10V) for linear operating including temperature and process variation.

Figure 7-6. Offset Voltage (RTI) vs Reference Voltage of INA151D

7.4 Device Functional Modes

The INA151 has two functional modes of operation being enabled when the enable pin is driven to logic high and being disabled when the enable pin is driven logic low and the output stage being shut off. When the device is enabled, the device draws a typical consumption current of 430µA on the VS+ pin and −460µA on the VS− pin.

When disabled the current consumption is 30% lower at typical ±300µA. The device is functional as long as the power supply voltages are in the recommended operating voltage range of 2.7V (±1.35V) to 20V (±10V). Operational temperature range of INA151 is from –40°C to 125°C.

7.4.1 Output Enable and Disable

The INA151 includes an enable pin (EN) that enables or disables the output stage of the amplifier. When the output stage is disabled, the output is set to a high-impedance state.

This function can be leveraged to perform a multiplexing function in a stacked system with multiple channels, eliminating the need for an external multiplexer. By sequentially enabling one device at a time while keeping other devices disabled, each output can be directly sampled by a single ADC input. Additionally the disable function achieves a 30% reduction of quiescent current, thereby supporting power efficient operation in power sensitive applications.

When the enable pin is driven to logic high (EN=HIGH), the device needs to bias internally with a typical delay time of 15µs until settled to 0.1% error band. When disabled the device shut down within a delay of 16µs (typical). Consider implementing enough delay time between disabling one channel and enabling the subsequent channel.

Figure 7-7. INA151 Enable/Disable Time

The EN pin is referenced to DGND. If left floating, the EN pin is internally pulled up to enable the device. For use cases that require default disable mode use a pull-down resistor of maximum 150kΩ.

If externally controlled, the EN pin must be supplied with a voltage between DGND + 2V and DGND + 5V.

Due to internal clamping mechanism the DGND pin must be connected to valid operating ranges. Figure 7-8 depicts DGND ranges showing DGND valid ranges for three different power supply configuration use cases. If the device is supplied with a dual power supply of ±10V, use case 1, DGND pin can to be connected between −10V and 0V. If the device is supplied with a dual power supply of ±5V, use case 2, DGND pin can to be connected between −5V and 2.3V. For single supply condition of +5V, DGND valid range is between 0V and 2.3V.

Figure 7-8. INA151 DGND Valid Ranges

If the enable function is not used, connect a 47pF capacitor on EN to DGND.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Reference Pin

The output voltage of the INA151 is developed with respect to the voltage on the reference pin (REF). Often in dual-supply operation, REF pin connects to the system ground. However, in single-supply operation, offsetting the output signal to a precise mid-supply level is sometimes required (for example, 1.25V or 2.5V in a +5V single-supply configuration).

To accomplish this level shift, a low-impedance voltage source must be connected to the REF pin to level-shift the output so that the INA151 can drive a single-supply ADC.

This is accomplished using an external reference buffer configured in unity gain, voltage follower configuration as shown in Figure 8-1. Take into consideration that INA151D (G=1/4) imposes operating restrictions outlined in Section 7.3.3.

Figure 8-1. INA151 With External Reference Buffer

8.2 Typical Applications

8.2.1 Battery Monitoring Using INA151

The INA151 is an voltage monitoring difference amplifier that processes large differential voltages (up to ±5V) while offering excellent common-mode rejection (typical 140dB) at large common-mode voltages, up to 110V from negative supply. The device offers an enable function and provides excellent gain error performance (max of 0.025% for G=1V/V, 2/3V/V, 1/2V/V).

With the specifications above, the device fits well in serial stacked battery cell testing systems. In these applications, each cell is connected to an amplifier to monitor precisely the charging and discharging state of each battery cell. Typically a downstream ADC is used for post processing.

In a 16-battery cell stacked application the typical approach is to connect an external multiplexer that connects further to a dual or quad channel ADC.

The advantage of the INA151 is that the device offers an enable function, the outputs of the given 16 channels can be shorted and directly connected to the downstream ADC. The selection of each amplifier can easily be achieved using a GPIO pin from the downstream MCU and eliminates the need for an external multiplexing circuit.

Figure 8-2 shows an example circuit that monitors the voltage of 16-battery cells stacked in series battery voltage and interfaces to the integrated ADC of an C2000 MCU.

Figure 8-2. 16Cell Stacked Battery Voltage Monitoring Circuitry

Product Folder Links: *INA151*

8.2.1.1 Design Requirements

For this application, the design requirements are as provided in Table 8-1.

Table 8-1. Design Requirements

DESCRIPTION of INA151	VALUE
Power supply voltage	$V_{S\pm}$ = ±5V for Cell1Cell16
Battery cell voltage	V_{BAT} = 0V to 4.5V
Common-mode voltage	V_{CM} = 0V to 67.5V
Output Voltage	V_{OUT} = 3.3V
Enable Time	t_{en}=13µs
Filtering	R_{filt}=1.2kΩ, C_{filt}=150pF
Accuracy target	0.1% at T_A=25ºC
DESCRIPTION of ADC in C2000F280025C	**VALUE**
Full-scale range of ADC	$V_{ADC(fs)}$ = V_{OUT} = 3.3V
Acquisition Time	t_{acq}=1µs
Conversion Time	t_{conv}=0.2µs
Sampling Rate per Channel	4.4kSPS
Resolution	12 bits (4096 codes)
LSB Size	+5V / 4096 = 805.66µV/LSB

8.2.1.2 Detailed Design Procedure

The subsequent sections outline guidelines and calculations for dc accuracy analysis DC Accuracy Calculations, design considerations for external RC filtering in RC Filter Design Consideration and ADC input protection recommendation. The analysis is provided for the INA151B paired with the ADC of the C2000 (TMS320F280025) Microcontroller from the Figure 8-2 application circuit with given design requirements.

8.2.1.2.1 DC Accuracy Calculations

Table 8-2. INA151B - Typical and Maximum DC Accuracy Calculations for FSR of 4.5V

Error Source	Error Calculation for FSR=4.5V	Spec (Typ)	Error (PPM)	Spec (Max)	Error (PPM)
Absolute accuracy at 25°C of Cell1					
Input stage offset voltage V_{OSI}	$\dfrac{V_{OSI}}{FSR} \times 10^6$	200µV	44.4	1200µV	266.7
Common-mode rejection ratio $CMRR_{ERROR}$	$10^{\frac{V_{CM}}{CMRR}}, V_{CM} = 0V$	140dB	0	125dB	0
Gain error from INA151 GE	$GE\% \times 10^6$	0.01%	10	0.03	30
Total error (RSS)	$\sqrt{V_{OSI}{}^2 + GE^2 + CMRR_{ERROR}{}^2}$		45.1		268.3
Absolute accuracy at 25°C of Cell16					
Input stage offset voltage V_{OSI}	$\dfrac{V_{OSI}}{FSR} \times 10^6$	200µV	44.4	1200µV	268.3
Common-mode rejection ratio $CMRR_{ERROR}$	$10^{\frac{V_{CM}}{CMRR}}, V_{CM} = 67.5V$	140dB	1.5	125dB	37.9
Gain error from INA151 GE	$GE\% \times 10^6$	0.01%	10	0.03%	30

Product Folder Links: *INA151*

Table 8-2. INA151B - Typical and Maximum DC Accuracy Calculations for FSR of 4.5V (continued)

Error Source	Error Calculation for FSR=4.5V	Spec (Typ)	Error (PPM)	Spec (Max)	Error (PPM)
Total error (RSS)	$\sqrt{V_{OSI}^2 + GE^2 + CMRR_{ERROR}^2}$		45.5		272.6

Table 8-3. Typical Error Budget of C2000-xxF25 ADC

Error Source	Parameter (typical)	Voltage Error for CELL1 (ppm)	Voltage Error for CELL16 (ppm)
ADC	Offset Voltage	488	488
	Gain Error	688 (at 3.1V)	688 (at 3.1V)
	INL	244	244
ADC Typical Error		878	878
Total Typical Error (RSS)		902	902

Based on above error budget analysis the dominant error source is the internal ADC with a typical error value of 878ppm more then twenty larger compared to the error of INA151 with 45ppm. Considering RSS (Root-Sum-Squares) calculation of the errors results in a total error of 902ppm which relates to an accuracy of 0.09% of full scale.

8.2.1.2.2 RC Filter Design Consideration

SAR ADCs use a sampling capacitor that create high-amplitude, fast-rising current transients during sampling, which can propagate back to the driving amplifier and cause instability or noise coupling. An RC filter between the amplifier output and ADC input isolates these kickback currents, provides a charge reservoir to supply instantaneous current demands, and maintains amplifier stability. The filter also provides anti-aliasing protection and bandwidth limiting to optimize signal-to-noise ratio while providing proper settling within the acquisition time window of the ADC.

This section outlines calculations how to design the RC filter for a typical accuracy target of ±0.5LSB.

In the first step examine the sample and hold capacitor used in the chosen ADC. Given the application example of Figure 8-2 the internal ADC of the TMS320F28002x Microcontroller deploys a sample and hold capacitor is C_{sh} = 7.5pF. A practical choice for the filter capacitor is:

$$C_{filt} \geq 20 \times C_{sh} \tag{1}$$

In this example select C_{filt} = 150pF.

The second step is to determine the filter resistor, R_{filt}. The sampling time constant can be approximated as the RSS of the settling time of the amplifier (τ_{OA}) and the RC filter (τ_{RC}), thus:

$$\tau_{sh} = \sqrt{(\tau_{RC})^2 + (\tau_{OA})^2} \tag{2}$$

whereas:

$$\tau_{OA} = \frac{1}{2\pi \times BW_{151}} \tag{3}$$

For proper settling performance, set τ_{RC} 4 times τ_{OA}. Applying the standard RC charge equation based on TIPL 4406 yields to a RC filter constant time of:

$$\tau_{RC} = \frac{-t_{acq} \times 4}{\ln\left(\frac{0.5 \times \frac{FSR}{2^N}}{V_{droop}}\right) \times \sqrt{17}} \tag{4}$$

whereas:
- t_{acq}, acquisition time of the ADC
- V_{droop}, voltage droop caused by the change in charge on C_{filt} during sampling, typically 100mV
- N, resolution of ADC

The nominal filter resistance can then be derived from:

$$R_{filt} = \frac{\tau_{RC}}{C_{filt}} \qquad (5)$$

For the given example of a 12-Bit system, with t_{acq}=1µs, and a voltage droop of 100mV select R_{filt} = 1.2kΩ.

The aforementioned series resistance equation is predicated on a predetermined ADC acquisition time parameter, operating under the assumption that the output amplifier stage in the INA151 provides sufficient driving capability to maintain fast settling during the ADC sampling phase.

The minimum achievable acquisition time that the INA151 can reliably support is dependent on the variant, as each variant implements a different gain network and changes the available bandwidth of the output stage (BW_{151}), see *Electrical Characteristics* for each variant.

Use following equation to calculate the minimum acquisition time to drive with INA151:

$$t_{acq} = \frac{1}{2\pi \times BW_{151}} \times \sqrt{17} \times \ln\left(\frac{0.5 \times \frac{FSR}{2^N}}{V_{droop}}\right) \qquad (6)$$

8.2.1.2.3 ADC Input Protection

When the enable pin is driven to logic low (EN=LOW), the input amplifier stage is powered down to reduce the input current to <1µA at no differential signal. The output stage is set to Hi-Z whereas the impedance is solely determined by the internal resistor configuration R3+R2.


Figure 8-3. INA151 Block Diagram

Note that the disabled output impedances are internally referenced to the negative supply, V−. When the device is disabled and connected to a ground-referenced ADC input, voltage transients below ground potential can

appear at the ADC input. To prevent violation of the ADC input range specifications, additional protection such as a TVS diode is recommended.

8.2.1.3 Output Pullup Resistor in Multiplexer Configuration

The INA151 can operate in a stacked configuration sharing common output. The combined output impedance R_{OUTDIS} of the disabled devices is determined by:

$$R_{OUTDIS} = \frac{R_{OUT151}}{N} \tag{7}$$

wheras

- R_{OUT151}= 562.5kΩ (A), 395.83kΩ (B), 312.5kΩ (C), 187.5kΩ (D)
- N is number of stacked devices of INA151

The output resistance R_{OUTDIS} contributes additional loading to the the active output amplifier. To minimize the loading use a pull-up resistor connected to VS+. The pull-up resistance R1 can be calculated by:

$$R_1 = R_{OUTDIS} \times \frac{V(S+) - V_{OUT}}{V_{OUT} - V(S-)} \tag{8}$$

8.2.1.4 Application Curves

The following graphs illustrate the total system error in Figure 8-2 for CELL1 (VCM=0V) and CELL16 (VCM= 67.5V), showing both adjusted and unadjusted error measurements. The adjusted error data reflects performance after calibrating out the reference voltage error of the ADC.


Figure 8-4. System Error (ppm) vs INA151B Differential Input Voltage for CELL1

Figure 8-5. System Error (ppm) vs INA151B Differential Input Voltage for CELL16

8.3 Power Supply Recommendations

The nominal performance of the INA151 is specified with a supply voltage of ±5V and midsupply reference voltage. The device also operates using power supplies from ±1.35V (2.7V) to ±10V (20V) and non-midsupply reference voltages with good performance. Many specifications apply from –40°C to 125°C. *Electrical Characteristics* presents parameters that can exhibit significant variance due to operating voltage or temperature.

TI highly recommends to add low-ESR ceramic bypass capacitors (C_{BYP}) between each supply pin and ground. Only one C_{BYP} is sufficient for single supply operation. Place the C_{BYP} as close to the device as possible to reduce coupling errors from noisy or high-impedance power supplies. Please verify that the power supply trace routes through C_{BYP} before reaching the amplifier power supply terminals. For more information, see *Layout Guidelines*.

Parameters can vary with operating voltage and reference voltage. *Typical Characteristics* section can be used to estimate the performance outside of the *Electrical Characteristics* section.

8.4 Layout

8.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use the following PCB layout practices:

- Verify that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Route the input traces as far away from the supply or output traces as possible to reduce parasitic coupling. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than crossing in parallel with the noisy trace.
- To minimize measurement errors, limit external series resistance (R1, R2) to 10 Ω or less. Higher resistance values cause higher voltage drop and can reduce measurement accuracy.
- Place the external components as close to the device as possible.
- Keep the traces as short as possible.

Product Folder Links: *INA151*

8.4.2 Layout Example

Figure 8-6. Example Schematic and Associated PCB Layout

Product Folder Links: *INA151*

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

- *SPICE-based analog simulation program — TINA-TI software folder*
- *Analog Engineers Calculator*

9.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *EMI Rejection Ratio of Operational Amplifiers* application note

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
PSpice® is a registered trademark of Cadence Design Systems, Inc.
All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback   31

Product Folder Links: *INA151*

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA151ADDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	I151A
INA151BDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	I151B
INA151CDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	I151C
INA151DDDFR	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	I151D

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA151ADDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA151BDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA151CDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA151DDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA151ADDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA151BDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA151CDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA151DDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0

2.95 / 2.65 TYP

A

PIN 1 ID AREA

1

8

6X 0.65

2.95 / 2.85 NOTE 3

2X 1.95

4

5

8X 0.38 / 0.22

B

1.65 / 1.55

⊕ 0.1 Ⓜ C A B

C

SEATING PLANE

◠ 0.1 C

4X 0°-15°

1.1 MAX

4X 4°-15°

0.20 / 0.08 TYP

SEE DETAIL A

0.25

GAGE PLANE

0° - 8°

0.6 / 0.3

0.1 / 0.0

DETAIL A
TYPICAL

4222047/E   07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

8X (1.05)

SYMM
℄

1

8

8X (0.45)

SYMM
℄

6X (0.65)

4

5

(R0.05)
TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

EXPOSED
METAL

0.05 MAX
ALL AROUND

**NON SOLDER MASK
DEFINED**

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED
METAL

0.05 MIN
ALL AROUND

**SOLDER MASK
DEFINED**

**SOLDER MASK DETAILS**

4222047/E   07/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E   07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.