

# Clock Tree Design

TI Precision Labs – Clocks and Timing







Presented by Dean Banerjee

Prepared by Vibhu Vanjari







# Overview

- Types of clocking devices
- Examples of common clock trees
- System-level constraints
- Output clock requirements
- Input considerations







# Types of clocking devices

 <p><b>Oscillators</b> “I don’t have a clock but I need <u>one</u>”</p>	 <p><b>Buffers</b> “I have a clock but I need multiple copies”</p>
 <p><b>Clock generators</b> “I need multiple clock frequencies”</p>	 <p><b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”</p>
 <p><b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references</p>	 <p><b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”</p>







# Types of clocking devices

 <p><b>Oscillators</b> “I don’t have a clock but I need <u>one</u>”</p>	 <p><b>Buffers</b> “I have a clock but I need multiple copies”</p>
 <p><b>Clock generators</b> “I need multiple clock frequencies”</p>	 <p><b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”</p>
 <p><b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references</p>	 <p><b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”</p>







# Types of clocking devices

	<p><b>Oscillators</b> “I don’t have a clock but I need <u>one</u>”</p>	 <p><b>Buffers</b> “I have a clock but I need multiple copies”</p>
	<p><b>Clock generators</b> “I need multiple clock frequencies”</p>	 <p><b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”</p>
	<p><b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references”</p>	 <p><b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”</p>







# Types of clocking devices

	<b>Oscillators</b> “I don’t have a clock but I need <u>one</u> ”		<b>Buffers</b> “I have a clock but I need multiple copies”
	<b>Clock generators</b> “I need multiple clock frequencies”		<b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”
	<b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references”		<b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”

# Types of clocking devices







	<b>Oscillators</b> “I don’t have a clock but I need <u>one</u> ”		<b>Buffers</b> “I have a clock but I need multiple copies”
	<b>Clock generators</b> “I need multiple clock frequencies”		<b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”
	<b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references”		<b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”

# Types of clocking devices


	<p><b>Oscillators</b> “I don’t have a clock but I need <u>one</u>”</p>		<p><b>Buffers</b> “I have a clock but I need multiple copies”</p>
	<p><b>Clock generators</b> “I need multiple clock frequencies”</p>		<p><b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”</p>
	<p><b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references</p>		<p><b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”</p>



# Types of clocking devices

	<b>Oscillators</b> “I don’t have a clock but I need <u>one</u> ”		<b>Buffers</b> “I have a clock but I need multiple copies”
	<b>Clock generators</b> “I need multiple clock frequencies”		<b>Jitter cleaners</b> “I have this clock but it’s dirty and I need to remove jitter”
	<b>Network Synchronizers</b> “I have this clock from my external network and I need to synchronize to the multiple input references”		<b>RF Synths &amp; RF Distribution</b> “what do you have above 5GHz?”

# Examples of common clock trees



## Clock Generator Based

Commonly used in:  
Ultrasound  
Pro audio/video




## Network Synchronizer Based

Commonly used in:  
Wireless communication  
Wired communication


## Jitter Cleaner/Synthesizer Based

Commonly used in:  
Radar  
Wireless backhaul  
Point-to-point radios

# Examples of common clock trees



# Examples of common clock trees



## Clock Generator Based

Commonly used in:  
Ultrasound  
Pro audio/video


## Network Synchron Based

Commonly used in:  
Wireless communication  
Wired communication

## Jitter Cleaner/Synthesizer Based

Commonly used in:  
Radar  
Wireless backhaul  
Point-to-point radios

# Examples of common clock trees



## Clock Generator Based

Commonly used in:  
Ultrasound  
Pro audio/video

## Network Synchronizer Based

Commonly used in:  
Wireless communication  
Wired communication

## Jitter Cleaner/Synthesizer Based

Commonly used in:  
Radar  
Wireless backhaul  
Point-to-point radios

# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous

# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous

1. Performance vs power vs price
2. Identify the power rails required by each device
3. Identify the total current consumed on each power rail
4. Ensure the total power consumption meets your power consumption budget

# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous

1. Performance vs power vs price
2. Identify the power rails required by each device
3. Identify the total current consumed on each power rail
4. Ensure the total power consumption meets your power consumption budget



# System-level constraints

- Power consumption
  - Price
  - Area
  - High reliability
  - Free-running vs synchronous
1. Performance vs power vs price
  2. Identify the power rails required by each device
  3. Identify the total current consumed on each power rail
  4. Ensure the total power consumption meets your power consumption budget

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.7	1.8	1.9	V
V <sub>O</sub>	Output Yx supply voltage, V <sub>DDOUT</sub>	CDCE937		3.6	V
		CDCEL937	1.7	1.9	

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>DD</sub>	Supply current (see Figure 1)	All outputs off, f <sub>(CLK)</sub> = 27 MHz, f <sub>(VCO)</sub> = 135 MHz	All PLLS on	29		mA
			Per PLL	9		
I <sub>DDOUT</sub>	Output supply current (see Figure 2 and Figure 3)	No load, all outputs on, f <sub>OUT</sub> = 27 MHz	CDCE937, V <sub>DDOUT</sub> = 3.3 V	3.1		mA
			CDCEL937, V <sub>DDOUT</sub> = 1.8 V	1.5		
I <sub>DD(PD)</sub>	Power-down current	Every circuit powered down except SDA/SCL, f <sub>IN</sub> = 0 MHz, V <sub>DD</sub> = 1.9 V		50		μA

# System-level constraints

- Power consumption
  - Price
  - Area
  - High reliability
  - Free-running vs synchronous
1. Performance vs power vs price
  2. Identify the power rails required by each device
  3. Identify the total current consumed on each power rail
  4. Ensure the total power consumption meets your power consumption budget

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.7	1.8	1.9	V
V <sub>O</sub>	Output Yx supply voltage, V <sub>DDOUT</sub>	CDCE937		3.6	V
		CDCEL937	1.7	1.9	

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>DD</sub>	Supply current (see Figure 1)	All outputs off, f <sub>(CLK)</sub> = 27 MHz, f <sub>(VCO)</sub> = 135 MHz	All PLLS on	29		mA
			Per PLL	9		
I <sub>DDOUT</sub>	Output supply current (see Figure 2 and Figure 3)	No load, all outputs on, f <sub>OUT</sub> = 27 MHz	CDCE937, V <sub>DDOUT</sub> = 3.3 V	3.1		mA
			CDCEL937, V <sub>DDOUT</sub> = 1.8 V	1.5		
I <sub>DD(PD)</sub>	Power-down current	Every circuit powered down except SDA/SCL, f <sub>IN</sub> = 0 MHz, V <sub>DD</sub> = 1.9 V		50		μA

# System-level constraints

- Power consumption
  - Price
  - Area
  - High reliability
  - Free-running vs synchronous
1. Performance vs power vs price
  2. Identify the power rails required by each device
  3. Identify the total current consumed on each power rail
  4. Ensure the total power consumption meets your power consumption budget

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.7	1.8	1.9	V
V <sub>O</sub>	Output Yx supply voltage, V <sub>DDOUT</sub>	CDCE937		3.6	V
		CDCEL937		1.9	

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>DD</sub>	Supply current (see Figure 1)	All outputs off, f <sub>(CLK)</sub> = 27 MHz, f <sub>(VCO)</sub> = 135 MHz	All PLLS on	29		mA
			Per PLL	9		
I <sub>DDOUT</sub>	Output supply current (see Figure 2 and Figure 3)	No load, all outputs on, f <sub>OUT</sub> = 27 MHz	CDCE937, V <sub>DDOUT</sub> = 3.3 V	3.1		mA
			CDCEL937, V <sub>DDOUT</sub> = 1.8 V	1.5		
I <sub>DD(PD)</sub>	Power-down current	Every circuit powered down except SDA/SCL, f <sub>IN</sub> = 0 MHz, V <sub>DD</sub> = 1.9 V		50		μA

# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


Compare the price of the devices selected.

Compare	Part Number Filter by part number <input type="text"/>	Function	Number of outputs	Output type	Output frequency (Max) (MHz)	Input type	Core supply voltage (V)	Output supply voltage (V)	Operating temperature range (C)	Package size: mm2:W x L (PKG)	Approx. price (USD)
<input type="checkbox"/>	CDCEL937 - Programmable 3-PLL VCXO clock synthesizer with 1.8-V LVC MOS outputs	Clock synthesizer	7	LVC MOS	230	XTAL, LVC MOS	1.8	1.8	-40 to 85	42 mm2: 6.4 x 6.5 (TSSOP   20)	\$1.883   1ku
<input type="checkbox"/>	CDCEL913 - Programmable 1-PLL VCXO clock synthesizer with 1.8-V LVC MOS outputs	Clock synthesizer	3	LVC MOS	230	XTAL, LVC MOS	1.8	1.8	-40 to 85	32 mm2: 6.4 x 5 (TSSOP   14)	\$1.408   1ku
<input type="checkbox"/>	CDCEL925 - Programmable 2-PLL VCXO clock synthesizer with 1.8-V LVC MOS outputs	Clock synthesizer	5	LVC MOS	230	XTAL, LVC MOS	1.8	1.8	-40 to 85	22 mm2: 4.4 x 5 (TSSOP   16)	\$1.584   1ku
<input type="checkbox"/>	CDCEL949 - Programmable 4-PLL VCXO clock synthesizer with 1.8-V LVC MOS outputs	Clock synthesizer	9	LVC MOS	230	XTAL	1.8	1.8	-40 to 85	34 mm2: 4.4 x 7.8 (TSSOP   24)	\$2.068   1ku
<input type="checkbox"/>	CDCE937 - Programmable 3-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVC MOS outputs	Clock synthesizer	7	LVC MOS	230	XTAL, LVC MOS	1.8	2.5, 3.3	-40 to 85	42 mm2: 6.4 x 6.5 (TSSOP   20)	\$1.883   1ku


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


1. Identify the package sizes of devices
2. Determine the external components needed
3. Budget for routing clock signals



LMX2820 package dimensions



LMX2820 loop filter




LMX2820 routing


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


1. Identify the package sizes of devices
2. Determine the external components needed
3. Budget for routing clock signals



LMX2820 package dimensions



LMX2820 loop filter




LMX2820 routing


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


1. Identify the package sizes of devices
2. Determine the external components needed
3. Budget for routing clock signals



LMX2820 package dimensions



LMX2820 loop filter




LMX2820 routing


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


1. Identify the package sizes of devices
2. Determine the external components needed
3. Budget for routing clock signals



LMX2820 package dimensions



LMX2820 loop filter




LMX2820 routing



# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous



LMK04832-SP package

		MIN	NOM	MAX	UNIT
VDD_VCO	Core supply voltage	1.71	1.8, 2.5, 3.3	3.465	V
VDDO_12, VDDO_34	Output supply voltage	1.71	1.8, 2.5, 3.3	3.465	V
VDD_REF	Reference supply voltage	1.71	1.8, 2.5, 3.3	3.465	V
T <sub>A</sub>	Ambient temperature	-40		105	°C
T <sub>J</sub>	Junction temperature	-40		125	°C

CDCE6214-Q1 operating conditions

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002, HBM ESD Classification Level 2 <sup>(1)</sup>	2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C5	750	

CDCE6214-Q1 ESD ratings


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous


# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous

**Free-running:** Output clocks' phase is unknown




**Synchronous:** Output clocks have deterministic phases




# System-level constraints

- Power consumption
- Price
- Area
- High reliability
- Free-running vs synchronous

**Free-running:** Output clocks' phase is unknown



**Synchronous:** Output clocks have deterministic phases




# Output clock requirements

- Output frequencies
- Number of outputs
- Jitter/noise performance
- Output formats



# Output clock requirements

- Output frequencies
- Number of outputs
- Jitter/noise performance
- Output formats



# Output clock requirements

- Output frequencies
- Number of outputs
- **Jitter/noise performance**
- Output formats




$$SNR_{jitter} = 20 \log_{10} \left[ \frac{1}{2\pi f_{max} \sigma} \right]$$

# Output clock requirements


- Output frequencies
- Number of outputs
- Jitter/noise performance
- Output formats

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply Voltage Range	VA19, Analog 1.9V supply <sup>(1)</sup>	1.8	1.9	2.0	V
		VA11, Analog 1.1V supply <sup>(1)</sup>	1.05	1.1	1.15	V
		VD11, Digital 1.1V supply <sup>(2)</sup>	1.05	1.1	1.15	V
V <sub>CM1</sub>	Input common mode voltage	INA+, INA-, INB+, INB- <sup>(1)</sup>	-50	0	100	mV
		CLK+, CLK-, SYSREF+, SYSREF- <sup>(1)(3)</sup>	0.0	0.3	0.55	V
		TMSTP+, TMSTP- <sup>(1)(4)</sup>	0.0	0.3	0.55	V
V <sub>ID</sub>	Input voltage, peak-to-peak differential	CLK+ to CLK-, SYSREF+ to SYSREF-, TMSTP+ to TMSTP-	0.4	1.0	2.0	V <sub>PP-DIFF</sub>
		INA+ to INA-, INB+ to INB-			1.0 <sup>(5)</sup>	V <sub>PP-DIFF</sub>
V <sub>IH</sub>	High level input voltage	CALTRIG, NCOA0, NCOA1, NCOB0, NCOB1, PD, SCLK, SCS, SDI, SYNCSE <sup>(1)</sup>	0.7			V
V <sub>IL</sub>	Low level input voltage	CALTRIG, NCOA0, NCOA1, NCOB0, NCOB1, PD, SCLK, SCS, SDI, SYNCSE <sup>(1)</sup>			0.45	V

ADC12DJ3200 input voltage requirements



LVDS termination



HCSL termination




# Input considerations

- Input frequency
- Input format
- Input jitter/noise performance

# Input considerations


- Input frequency
- Input format
- Input jitter/noise performance



# Input considerations


- Input frequency
- Input format
- **Input jitter/noise performance**

External VCXO for jitter cleaning



LMK04832 block diagram

BAW VCO1 for jitter cleaning



LMK05318B block diagram

# Key resources

- Generate clock tree solutions on [webench.ti.com/clock-tree-architect](https://webench.ti.com/clock-tree-architect)
- Download PLLatinum Sim at [ti.com/tool/PLLATINUMSIM-SW](https://ti.com/tool/PLLATINUMSIM-SW)
- For all clocking related questions reach us at [e2e.ti.com/support/clock-and-timing](https://e2e.ti.com/support/clock-and-timing)
- To find more technical resources and search products, visit [ti.com/clocks](https://ti.com/clocks)
- Related videos from the TI Precision Labs – Clocks and Timing series:

1.1 Systems Overview

4.1 Frequency Planning



**©2020 Texas Instruments Incorporated. All rights reserved.**

The material is provided strictly "as-is" for informational purposes only and without any warranty.  
Use of this material is subject to TI's **Terms of Use**, viewable at [TI.com](https://www.ti.com)

# Clock Tree Design

TI Precision Labs – Clocks and Timing



# Short quiz

1. True or false: There are clocking devices where the jitter at the output is better than the jitter at the input
2. True or false: For a device that has higher current consumption, the power consumption will also be higher.
3. True or false: Provided a driving output meets signal swing and differential/single-ended requirements it will be compatible to drive an input
4. True or false: The clock jitter can limit the maximum achievable SNR for a data converter.



© Copyright 2021 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.  
Use of this material is subject to TI’s **Terms of Use**, viewable at [TI.com](https://www.ti.com)