

# **FPD-Link III ADAS Hub Aggregation**

## **MIPI CSI-2 Aggregation Breakdown**

**Casey McCrea**

**Applications Manager, FPD-Link Products**

**Texas Instruments**




# CSI-2 Topics Overview

1. FPD-Link Deserializer Hub Basics
2. MIPI CSI-2/D-PHY Protocol Review
3. D-PHY Overhead
4. Calculating Input Bandwidth
5. CSI-2 Aggregation and Forwarding Engine
6. Calculating Output Bandwidth


# FPD-Link III Deserializer Hub Basics

- FPD-Link III offers both dual and quad deserializer hubs devices which can aggregate data from multiple remote sensors

### Typical Application Schematic



### Typical Application Schematic



# MIPI CSI-2/D-PHY Protocol

- Breaking down a single frame of CSI-2 video goes as follows:
  - Frame Start – Short Packet 32 bits
  - LP11 state – corresponding to vertical blanking
  - First line of active video data – Long Packet
    - Includes 32 bit header and 16 bit footer
    - Number of bytes per pixel is defined by the data format. For RAW12, there are 3 bytes per 2 pixels
  - LP11 state
  - Next line
  - LP11 state
  - ...
  - Frame End – Short Packet 32 bits
- **Overhead in the protocol comes from:**
  - Packet header/footer information
  - LP11 states to denote line boundaries




Figure 20. CSI-2 Short Packet Structure






Figure 21. CSI-2 Long Packet Structure




# D-PHY Overhead

- CSI-2 requires LP-11 idle states between each long packet to distinguish packet boundaries
- The amount of time it takes for the transmitter to transition between HS mode and LP-11 mode is defined by the MIPI D-PHY physical layer
- Transition overhead is broken down into  $T_{LPX}$ ,  $T_{HS-PREPARE}$ ,  $T_{HS-ZERO}$ ,  $T_{HS-SYNC}$ ,  $T_{HS-TRAIL}$ , and  $T_{HS-EXIT}$
- $T_{LPX} + T_{HS-PREPARE} + T_{HS-ZERO} + T_{HS-SYNC} + T_{HS-TRAIL} + T_{HS-EXIT} = T_{OVERHEAD}$
- Additional overhead is also introduced in discontinuous clock mode compared to continuous clock mode




# CSI-2/DPHY Protocol

- The CSI-2 source can choose to send each line at arbitrary speed since CSI-2 **does not require specific horizontal timing** like other video protocols
- If each horizontal line is sent at higher speed (higher PCLK), then the vertical blanking must increase to maintain the same frame rate
- This directly correlates to the DPHY lane speed
- The blanking here is not CSI-2 data – it is time spent in LP11 which does not add to the number of bytes getting forwarded



# Calculating Input Bandwidth

- For video protocols such as HDMI, LVDS, RGB, pixels are always scanned out at a constant PCLK rate which makes video bandwidth easy to define:
  - $H_{total} \times V_{total} \times FPS \times \text{bits per pixel}$
- However for CSI-2 since horizontal pixels can be sent at an arbitrary lane speed, bandwidth varies across one frame – high bandwidth during active region and no bandwidth during vertical blanking
- Ex. In both cases below the total number of pixels sent during the frame is the same, but the example on the right uses higher lane speed. Averaged over one frame, the bandwidth is the same because the same number of pixels was sent and the total frame time is the same, but during the active video region the bandwidths are different





# Calculating Input Bandwidth

- We must consider the fact that input bandwidth is variable across one video frame
- This means input bandwidth is the worst case number during the active portion of each sensor's output

- $$\text{Input Bandwidth} = \frac{\text{Horizontal active bit per line}}{\text{Line time}}$$

- Example: 1280x964 @ 36Hz, Vtotal = 1250 lines, RAW12

- $$\text{Line Time} = \frac{1}{36\text{Hz} * 1250} = 22.2\mu\text{s}$$

- $$\text{Bits per line} = 1280 * 12\text{bpp} = 15360 \text{ bits}$$

- $$\text{Bandwidth} = \frac{\text{Bits per line}}{\text{Line time}} = 691\text{Mbps}$$


- Input bandwidth during vertical blanking is 0Mbps

- We must calculate bandwidth at the line level because FPD-Link has line buffers, not frame buffers



# CSI-2 Aggregation and Forwarding Engine

- The deserializer hub contains RX channel buffers for each input to store incoming video streams before they are pulled by the forwarding engine (2 or 4 based on the hub device)
- Each RX buffer is designed to store only up to ~1-2 lines of video depending on the line size
- The forwarding engine rotates through RX ports checking if line data is ready to be forwarded to the CSI-2 outputs
  - For example during one sensor's inactive video, the engine can forward a port which is receiving active video
- Between each sensor's line data the DPHY protocol requires an LP-11 state



# CSI-2 Aggregation and Forwarding Engine

- In the picture to the right, 4 sensors with equal video parameters are sent out of 1 port in round robin fashion with LP11 states in between each
- With this type of equal spacing, it is straightforward to determine the number of LP states per unit time





Figure 25. Four Sensor Data onto CSI-2 With Virtual Channels (VC-ID)

- In this example, sensors are running at different video rates so which means the number of packets forwarded from each sensor can be unequal over an arbitrary unit time
- Depends on relative relation of active/inactive video times, line length sizes, and line times



# Calculating Output Bandwidth

- Protocol overhead from aggregation must be considered in order to calculate CSI-2 output bandwidth
  - Refer to slide 5 for information on overhead from each LP-11 transition
  - Refer to slide 10 for information on how aggregating multiple sensors introduces mode LP-11 transitions
- This output bandwidth is compared with the sum of the input bandwidths for the aggregated sensors in order to determine if the system can function robustly
- Output bandwidth is a factor of the lane speed setting, number of lanes, continuous vs. discontinuous clock mode, and also the characteristics of the input videos being aggregated!

*Sum of Input Bandwidths to be Forwarded < Output Bandwidth = Aggregation OK*

# Calculating Output Bandwidth

- Determine time period of repeating pattern for forwarded lines from each sensor
  - $Repeating\ Time = LCM(Line\ Time\ 0, Line\ Time\ 1, Line\ Time\ 2, Line\ Time\ 3)$ 
    - Round line times to nearest integer number for estimation
- Find the number of lines forwarded by each sensor during this time period:
  - $Sensor\_N\ Lines = \frac{Repeating\ Time}{Sensor\_N\ Line\ Time}$
  - For each line there will be associated LP-11 transition overhead
  - $Total\ Lines = Sensor\ 0\ Lines + Sensor\ 1\ Lines + Sensor\ 2\ Lines + Sensor\ 3\ Lines$
- Calculate the total number of bits sent during the repeating time period
  - $Total\ Repeating\ Bits = (Sensor\ 0\ Lines * Sensor\ 0\ Bits\ Per\ Line) + (Sensor\ 1\ Lines * Sensor\ 1\ Bits\ Per\ Line) + (Sensor\ 2\ Lines * Sensor\ 2\ Bits\ Per\ Line) + (Sensor\ 3\ Lines * Sensor\ 3\ Bits\ Per\ Line)$
- Calculate Output Bandwidth
  - $Output\ Bandwidth = \frac{Total\ Repeating\ Bits}{\frac{Total\ Repeating\ Bits}{Data\ Rate} + (Total\ Lines * T_{OVERHEAD})}$

# Calculating Output Bandwidth

- Example - Assume the following parameters:

- Number of transmitter lanes = 4
- D-PHY lane speed = 1600Mbps/lane
- Data rate = 1600Mbps\*4 Lanes = 6.4Gbps
- Clock mode = Continuous
- $T_{\text{OVERHEAD}} = 0.76\mu\text{s}$

- Sensors:

RX Port	Horizontal Active	Vertical Total	Frame Rate	Bits Per Pixel	Calculated Input Bandwidth
0	1920	1200	30	12	829Mbps
1	640	500	60	20	384Mbps
2	1920	860	36	16	951Mbps
3	2560	1620	30	12	1490Mbps

- Input Bandwidth Sum = 3.66Gbps
- Calculated Output Bandwidth = 5.36Gbps
- Input Bandwidth < Output Bandwidth so aggregation is viable!




# Quiz

1. We are trying to aggregate two identical sensors with exactly 2MP each. There are two options for the sensor dimensions: 2000x1000 or 1000x2000. Which case would require more output bandwidth assuming the pixel clock rate is the same between them?
  - a) 2000x1000 sensors
  - ✓ b) 1000x2000 sensors
  - c) They require the same bandwidth
2. Which sensor configuration will result in higher input bandwidth contribution for FPD-Link aggregation at the line level? SensorX: 1920x1080@30Hz, RAW12 with 1200 vertical total lines or SensorY: 1920x720@30Hz, RAW12 with 1200 vertical total lines?
  - a) SensorX
  - b) SensorY
  - ✓ c) They are the same

# Thank you

- FPD-Link technical resources
- TI FPD-Link products
- [ti.com/interface/fpd-link-serdes/products.html](https://ti.com/interface/fpd-link-serdes/products.html)



The screenshot displays the Texas Instruments website interface for FPD-Link SerDes products. At the top, the TI logo and "TEXAS INSTRUMENTS" are visible, along with a search bar. A navigation bar includes links for Products, Applications, Design resources, Quality & reliability, Support & training, Order now, and About TI. The breadcrumb trail reads "TI Home > Interface > FPD-Link SerDes". The main heading is "Interface", with sub-tabs for Overview, Products (selected), Reference designs, and Support & training. Below this is the "FPD-Link SerDes - Products" section, which features a "Quick search" filter. The filter includes dropdown menus for Function, Output compatibility, and Input compatibility, a slider for Color depth (bpp) with input fields for ≥ 8 and ≤ 30, a dropdown for Features, and another slider for Total throughput (Mbps) with input fields for ≥ 600 and ≤ 13312.





© Copyright 2019 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.  
Use of this material is subject to TI’s **Terms of Use**, viewable at [TI.com](https://www.ti.com)