# Programmable Real-time Unit for Gigabit Industrial Communication Subsystem (PRU\_ICSSG)

Cores, I/Os, & Peripherals



#### **PRU\_ICSSG Block Diagram**



#### **Cores & Clock Speed**

- Four 32-bit RISC cores
  - 2 Programmable Real-Time Units (PRUs)
  - 2 Auxiliary Programmable Real-Time Units (RTU\_PRUs)
    - RTU\_PRUs have no dedicated I/Os
    - Smaller IRAM than PRU cores
    - Access to all Shared ICSS resources & SoC resources, similar to PRU cores



#### **Cores & Clock Speed**

- Four 32-bit RISC cores
  - 2 Programmable Real-Time Units (PRUs)
  - 2 Auxiliary Programmable Real-Time Units (RTU\_PRUs)
    - RTU\_PRUs have no dedicated I/Os
    - Smaller IRAM than PRU cores
    - Access to all Shared ICSS resources & SoC resources, similar to PRU cores
- All 4 cores run at max of 250MHz clock speed
  - CORE\_CLK options:
    - 200MHz (default) / 225MHz / 250MHz
  - CORE\_VBUSP\_SYNC\_EN bitfield enables:
    - High speed (250MHz)
    - New "sync mode" with lowest latency







## **GPI/O Enhancements**

- Only PRU cores have I/Os pinned out
  - Up to 30 inputs and 32 outputs per PRU core
- Direct Output
  - Optional bidirectional support on GPOs
    - Enabled in device level CTRLMMR
    - I/O direction controlled by IEP's DIGIO\_DATA\_OUT\_EN registers
- Shift In/Out GPI/O mode
  - Additional configuration options to provide greater flexibility
- Sigma Delta
  - Counter size increased (24 →28-bit)
  - Added Fast Detect logic to monitor min/max ones in a 32-bit sliding window



| Feature                            | PRU-ICSSG  |  |  |
|------------------------------------|--|--|--|
| General Purpose Outputs            |  |  |  |
| Direct Output                      | Upgraded   |  |  |
| Shift out                          | Upgraded   |  |  |
| General Purpose Inputs             |  |  |  |
| Direct Input                       | Same   |  |  |
| 16-bit Parallel Capture            | Same   |  |  |
| 28-bit Shift                       | Upgraded   |  |  |
| 3 Ch. Peripheral Interface (EnDAT) | Same   |  |  |
| 9 Ch. Sigma Delta                  | <b>Upgraded</b> (not 100% backwards compatible with PRU-ICSS firmware) |  |  |



# **PRU\_ICSSG** Peripherals



- PWM
  - Up to 4 sets of 3 phased motor control with 12 programmable PWM outputs
  - Flexible PWM trip generation with minimal later
  - Diagnostic capability to read back trip source and timestamp for multiple events

- UART and eCAP
  - Identical to previous PRU-ICSS devices
- Industrial Ethernet Peripheral (IEP)
  - Additional IEP instance
  - New IEP timer modes:

|            | Mode       | Description     |                                  |  |
|------------|------------|-----------------|----------------------------------|--|
|            | Slave mode | IEP1 master cou | unter can come from IEP0 counter |  |
|            | Feature    |                 | PRU-ICSSG                        |  |
| eripherals |            |                 |                                  |  |
| U          | ART        |                 | Same                             |  |
| e          | CAP        |                 | Same                             |  |
| IE         | Р          |                 | Upgraded                         |  |
| P١         | мм         |                 | New                              |  |
| М          | DIO        |                 | Upgraded                         |  |
| М          | II_G_RT    |                 | Upgraded                         |  |
|            |            |                 |                                  |  |



## **PRU\_ICSSG** Peripherals



MDIO

- Adds Clause 22 and Clause 45 Support
- Additional configuration options

- MII\_G\_RT
  - 1Gb Ethernet speeds
  - RGMII/SGMII support with real-time trigger
  - MII RX\_L2 with hardware filter
  - MII TX\_L2 pre-emption FIFO
  - RX classifier with ingress filter and per port policing per stream/filter





## For more information

- PRU Training Series: <a href="https://training.ti.com/pru-training-series">https://training.ti.com/pru-training-series</a>
- PRU-ICSS Feature Comparison: <u>http://www.ti.com/lit/sprac90</u>
- PRU\_ICSSG Getting Starting Guide on Linux: <a href="http://www.ti.com/lit/sprace9">http://www.ti.com/lit/sprace9</a>
- PRU Read Latencies: <a href="http://www.ti.com/lit/sprace8">http://www.ti.com/lit/sprace8</a>
- PRU-ICSS / PRU\_ICSSG Migration Guide <a href="http://www.ti.com/lit/spracj">http://www.ti.com/lit/spracj</a>
- For questions about this training, refer to the E2E Community Forums at <a href="http://e2e.ti.com">http://e2e.ti.com</a>

