

# You Think LDOs are Simple?


**Kyle Van Renterghem**  
**Apps & Validation Manager**  
**LDO Product Line**

# Topics

- Noise
- PSRR
- Thermal Performance
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP

# Quick LDO Architecture Refresher

Pass Device controls current flow from VIN to VOUT



Output Capacitor Load

$$V_{out} = V_{ref} * \frac{R1 + R2}{R2}$$

Feedback Resistors set Vout

Error Amplifier forces FB node voltage to match voltage reference.


Voltage Reference provides accurate DC voltage.

# Topics

- Noise
- PSRR
- Thermal Performance
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP

# Where Does Noise Come From?


- Total LDO output voltage noise is composed of **Input noise** that is coupled to the output, as well as **intrinsic noise** generated by the LDO.
  - **Power Supply Rejection Ratio (PSRR)** measures how much noise from the input couples into the output through the pass device.
  - **Intrinsic noise** is dominated by the noise of the internal reference and error amplifier.




# Bandgap Filter Using Noise Reduction (NR) Pin

## Ex: TPS7A83A, TPS7A47

The Reference Voltage noise can be filtered with an RC filter. This can be external or internal. On external devices, add a capacitor to the NR pin.




Increasing  $C_{NR}$  pushes noise lower.




However, noise in this region is limited by thermal noise from the error amplifier.



# Feed Forward Cap Reduces AC-Gain



- Error amp regulates so that  $V_{fb} = V_{ref}$ , so any noise on  $V_{ref}$  will also be present on  $V_{fb}$ .
  - $V_{out} = V_{ref} * \frac{R_1 + R_2}{R_2}$
  - Any noise on  $V_{ref}$  is gained up!
- $C_{FF}$  acts as a short at higher frequencies which reduces the closed-loop gain reducing the amplification at higher frequencies



- With a  $C_{FF}$ , noise should be similar to values in unity gain configuration.
- App note on the pros and cons of using a  $C_{ff}$   
<http://www.ti.com/lit/an/sbva042/sbva042.pdf>

# What Conditions Effect Noise

Number one thing that effects noise performance is the output voltage

The next thing that effects noise is the noise reduction capacitor

And the final thing that effects noise to a large degree is the feedforward capacitor




Figure 10. Output Noise vs Frequency and Output Voltage




Figure 9. Spectral Noise Density vs Frequency and  $C_{NR/SS}$




Figure 10. Spectral Noise Density vs Frequency and  $C_{FF}$



# What Conditions Do Not Effect Noise

Number one thing that has almost no effect on noise is output current

The next thing that has very little effect on noise is  $V_{in}$

The final thing is output capacitor  
(very large  $C_{out}$  can show some difference)




Figure 11. Noise Density vs Frequency and  $I_{OUT}$




Figure 11. Output Noise vs Frequency and Input Voltage





Figure 11. Spectral Noise Density vs Frequency and  $C_{OUT}$

# Topics

- Noise
- PSRR
- Thermal Performance
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP



PSRR (Power Supply Rejection Ratio) represents the ability of the LDO to filter input voltage changes. This is critical for low-noise applications.

$$PSRR = 20 * \log\left(\frac{VIN_{AC}}{VOUT_{AC}}\right)$$



# The Importance of LDO PSRR

- DC/DC (switching) converters are necessary for efficiency, however they are very noisy
- Many devices are very sensitive to power supply noise
- DC/DC converters are commonly followed by an LDO to clean the supply



# Typical PSRR Curve

Region 1 is determined by:



- PSRR of the Reference and the effectiveness of the RC filter

Region 2 is determined by:

- Open-Loop Gain of Error Amplifier

Region 3 is determined by:


- Parasitic capacitance of the FET and the output capacitor (capacitive divider)
  - The smaller the parasitic cap the less the  $V_{in}$  is AC coupled to  $V_{out}$
  - The larger  $C_{out}$  the more noise is shunted to GND






# What Conditions Effect PSRR

#1 thing that effects PSRR performance is the Combo of  $V_{in}/I_{out}$  (Vdo)



$I_{OUT} = 4\text{ A}$ ,  $V_{out} = 0.8\text{ V}$

Figure 2. PSRR vs Frequency and  $V_{IN}$  With Bias



$V_{IN} = 1.2\text{ V}$ ,  $V_{out} = 0.8\text{ V}$

Figure 1. PSRR vs Frequency and  $I_{OUT}$

The next thing that effects PSRR is the noise reduction capacitor




Figure 7. PSRR vs Frequency and  $C_{NR/SS}$

The final thing that effects PSRR is the feedforward capacitor




Figure 5. PSRR for Various  $C_{FF}$  Values

# What Conditions Do Not Effect PSRR

Number one thing that has almost no effect on PSRR is  $V_{bias} > \min$




Figure 3. PSRR vs Frequency and  $V_{BIAS}$

The next thing that only has a small effect on PSRR is  $V_{out}$




Figure 5. PSRR vs Frequency and  $V_{OUT}$  With Bias

The final thing that has some effect (but only at high freq) is output capacitor




Figure 7. PSRR vs Frequency and  $C_{OUT}$

# Topics

- Noise
- PSRR
- **Thermal Performance**
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP

# JEDEC Thermals

- Because an IC's thermal dissipation is subject to many variables we use the JEDEC standard (JESD51) for all thermal modeling.
- The JEDEC standard is used so that devices can be easily compared on a similar basis.
  - if a competitor is not reporting the JEDEC standard the customer should consider why they don't want to be directly compared to other devices.
- Common thermal metrics:  $\theta_{JA}$ ,  $\theta_{JB}$ ,  $\theta_{JC(top)}$ ,  $\theta_{JC(bot)}$

## TI Datasheet

## Competitor Datasheet

6.4 Thermal Information					
THERMAL METRIC <sup>(1)(2)</sup>		TPS732 <sup>(3)</sup>			UNIT
		DRB [SON]	DCQ [SOT223]	DBV [SOT23]	
		8 PINS	6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.3	53.1	205.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	93.8	35.2	119	
$R_{\theta JB}$	Junction-to-board thermal resistance	72.8	7.8	35.4	
$\Psi_{JT}$	Junction-to-top characterization parameter	2.7	2.9	12.7	
$\Psi_{JB}$	Junction-to-board characterization parameter	25	7.7	34.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).  
 (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).  
 (3) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:  
 (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2 × 2 thermal via array.  
 ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3 × 2 thermal via array.

THERMAL CHARACTERISTICS			
Characteristic	Test Conditions (Typical Value)		Unit
<b>DPAK 5-PIN PACKAGE</b>			
	Min Pad Board (Note 3)	1" Pad Board (Note 4)	
Junction-to-Tab ( $\psi_{JT}$ , $\psi_{JT(L)}$ )	4.2	4.7	C/W
Junction-to-Ambient ( $R_{\theta JA}$ , $\theta_{JA}$ )	100.9	46.8	C/W
<b>D<sup>2</sup>PAK 5-PIN PACKAGE</b>			
	0.4 sq. in. Spreader Board (Note 5)	1.2 sq. in. Spreader Board (Note 6)	
Junction-to-Tab ( $\psi_{JT}$ , $\psi_{JT(L)}$ )	3.8	4.0	C/W
Junction-to-Ambient ( $R_{\theta JA}$ , $\theta_{JA}$ )	74.8	41.6	C/W

3. 1 oz. copper, 0.26 inch<sup>2</sup> (168 mm<sup>2</sup>) copper area, 0.062" thick FR4.  
 4. 1 oz. copper, 1.14 inch<sup>2</sup> (736 mm<sup>2</sup>) copper area, 0.062" thick FR4.  
 5. 1 oz. copper, 0.373 inch<sup>2</sup> (241 mm<sup>2</sup>) copper area, 0.062" thick FR4.  
 6. 1 oz. copper, 1.222 inch<sup>2</sup> (788 mm<sup>2</sup>) copper area, 0.062" thick FR4.

28mm x 28mm area on the top side dedicated to only thermal dissipation?



# $\theta_{JA}$ : Understanding Usage and Limitations



- The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is the most commonly used thermal metric.
  - $\theta_{JA}$  is a measure of the thermal performance of an IC mounted on a PCB.
- $\theta_{JA}$  is used since the ambient temperature is one of the few temperatures that designers have accurate data on.  $T_J = T_A + (\theta_{JA} * P_D)$ 
  - The board acts as the main heat sink for any IC attached to it
  - If the actual application board is significantly different from the JEDEC High-K board this can result in an estimate that is unrealistic

Factors Affecting $\theta_{JA}$	Strength of Influence (rule of thumb)	Relation to $\theta_{JA}$
PCB design	Very Strong	The more metal connected to the IC the lower $\theta_{JA}$ due to larger thermal mass
Chip or pad size	Strong	The larger the chip and thermal pad the lower $\theta_{JA}$ due to heat spreading
Altitude	Medium	The lower the altitude the lower $\theta_{JA}$ due to increased cooling efficiency of air
External ambient temperature	Weak	The higher the ambient temp the lower $\theta_{JA}$ due to increased radiative heat transfer
Power dissipation	Very Weak	The higher the junction temp the lower $\theta_{JA}$ due to increased heat transfer



# JEDEC High-K Board


- TI LDO thermal metrics are modeled using the JEDEC High-K Board (2s2p)
- The JEDEC High-K board has:
  - Two internal layers which have  $\sim 5500\text{mm}^2$  of 1oz copper (1 GND & 1 PWR plane)
  - Bottom layer (opposite the IC) thermal relief layer which has  $\sim 1100\text{mm}^2$  of 2oz copper
  - Internal GND plane and bottom GND plane are connected to the thermal pad using as many thermal vias as can be fit within the power pad dimensions.
  - The top layer only has traces running straight to the pins.
- The JEDEC high-k board is good but not 100% optimized for maximum thermal dissipation



TEST BOARD DESIGN	JEDEC HIGH-K 2s2p	JEDEC LOW-K 1s0p
Trace thickness	0.0028 in	
Trace length	0.98 in	
PCB thickness	0.062 in	
PCB width	4 in	
PCB length	4.5 in	
Power/ground plane thickness	0.0014in (2 planes)	No internal copper planes

# Guidelines For Maximum Thermal Relief

- ✓ Have as much metal as possible in the areas around the device (both on the same layer and the layers below it)
  - 2oz copper is better than 1oz copper simply because there is extra metal
  - The more thermal vias the better spreading the heat between the different layers
- ✓ The largest array of thermal vias in the thermal pad maximizes the amount of heat which can be transferred from the LDO to the internal and bottom layers.
  - A 6x6 array allows the internal layers to dissipate heat almost as well as the top layer which is often crowded with other components.
  - Vias should be as small as possible to decrease the amount of open space in the via hole (this maximizes the amount of metal)
  - If the power pad is too small to put many vias in, then placing extra vias as close as possible to the power pad is still helpful
- ✓ If the board is large, there is a lot of metal, and the thermal vias are maximized then it is possible to reduce the  $\theta_{ja}$  by 25-50%.



# Other Thermal Considerations

- Nearby heat sources on the PCB can reduce the ability of the LDO to shed heat to the board
  - This is because those other heat sources increase the local board temperature decreasing the temperature differential between the board to the LDO in question
- Load pulses can still heat the die significantly if the duty cycle isn't low
  - A step increase in power dissipation will cause the die temp to stabilize on the order of hundreds of milliseconds to 1 second
    - For ~1 second pulses the LDO should reach a similar internal temp as if the load was on constantly
  - Pulses of tens of milliseconds don't heat the die nearly as much
- Forced convection and board level heatsinks can help significantly, though they are rarely a consideration for many applications which have to rely on passive cooling only
  - The thermal models in our datasheets assume natural convection (no forced air).

# AEC-Q100 Grade 1 vs Grade 0

- Most of TI's commercial LDOs are designed such that they can be qualified to the Q100 Grade 1 standards
- There can be challenges when taking some of our LDOs through the Grade 0 qualification.
  - Package: Leaded vs Leadless packages
  - Materials used: IC's top level metal and bond wire materials must be chosen appropriately
- **Due to complexity of designing for Grade 0 it is best to design and plan for Grade 0 qualification at the beginning of a new design**

ACCELERATED ENVIRONMENT STRESS TESTS	
STRESS	ADDITIONAL REQUIREMENTS
Temperature Cycling	PC before TC for surface mount devices. Grade 0: <u>-55°C to +150°C for 2000 cycles or equivalent.</u> Grade 1: <u>-55°C to +150°C for 1000 cycles or equivalent.</u>
Power Temperature Cycling	PC before PTC for surface mount devices. Test required only on devices with maximum rated power $\geq 1$ watt or $\Delta T_J \geq 40^\circ\text{C}$ or devices designed to drive inductive loads. Grade 0: $T_a$ of $-40^\circ\text{C}$ to $+150^\circ\text{C}$ for 1000 cycles. Grade 1: $T_a$ of $-40^\circ\text{C}$ to $+125^\circ\text{C}$ for 1000 cycles.
High Temperature Storage Life	<b>Plastic Packaged Parts</b> Grade 0: $+175^\circ\text{C } T_a$ for 1000 hours or $+150^\circ\text{C } T_a$ for 2000 hours. Grade 1: $+150^\circ\text{C } T_a$ for 1000 hours or $+175^\circ\text{C } T_a$ for 500 hours.
ACCELERATED LIFETIME SIMULATION TESTS	
STRESS	ADDITIONAL REQUIREMENTS
High Temperature Operating Life	For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005. Grade 0: $+150^\circ\text{C } T_a$ for 1000 hours. Grade 1: $+125^\circ\text{C } T_a$ for 1000 hours. Grade 2: $+105^\circ\text{C } T_a$ for 1000 hours. Grade 3: $+85^\circ\text{C } T_a$ for 1000 hours.  <u>HTOL NOTES:</u> <u>If TI is used to set the HTOL conditions, the minimum stress of 1000 hours at the <math>T_a</math> of the device is to be shown using activation energy of 0.7eV or other value technically justified.</u>



# AEC-Q100 Grade 1 vs Grade 0

- TC and PTC: Leadless packages struggle to pass Grade 0 standards due to the different coefficients of thermal expansion (CTE) of the IC and the PCB.
  - Solder joints often break due to different rates of expansion
  - The CTE changes significantly when you surpass the glass transition temperature (T<sub>g</sub>) ~130C-160C
  - The metal leads on leaded packages can move as the IC and PCB expand at differing rates which puts less stress on the solder attaching the IC to the PCB.


ACCELERATED ENVIRONMENT STRESS TESTS	
STRESS	ADDITIONAL REQUIREMENTS
<b>Temperature Cycling</b>	PC before TC for surface mount devices. <b>Grade 0:</b> <u>-55°C to +150°C for 2000 cycles or equivalent.</u> <b>Grade 1:</b> <u>-55°C to +150°C for 1000 cycles or equivalent.</u>
<b>Power Temperature Cycling</b>	PC before PTC for surface mount devices. Test required only on devices with maximum rated power ≥ 1 watt or ΔT <sub>J</sub> ≥ 40°C or devices designed to drive inductive loads. <b>Grade 0:</b> T <sub>a</sub> of -40°C to +150°C for 1000 cycles. <b>Grade 1:</b> T <sub>a</sub> of -40°C to +125°C for 1000 cycles.
<b>High Temperature Storage Life</b>	<b>Plastic Packaged Parts</b> <b>Grade 0:</b> +175°C T <sub>a</sub> for 1000 hours or +150°C T <sub>a</sub> for 2000 hours. <b>Grade 1:</b> +150°C T <sub>a</sub> for 1000 hours or +175°C T <sub>a</sub> for 500 hours.
ACCELERATED LIFETIME SIMULATION TESTS	
STRESS	ADDITIONAL REQUIREMENTS
<b>High Temperature Operating Life</b>	For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005. <b>Grade 0:</b> +150°C T <sub>a</sub> for 1000 hours. <b>Grade 1:</b> +125°C T <sub>a</sub> for 1000 hours. <b>Grade 2:</b> +105°C T <sub>a</sub> for 1000 hours. <b>Grade 3:</b> +85°C T <sub>a</sub> for 1000 hours.  <b>HTOL NOTES:</b> <u>If T<sub>i</sub> is used to set the HTOL conditions, the minimum stress of 1000 hours at the T<sub>a</sub> of the device is to be shown using activation energy of 0.7ev or other value technically justified.</u>



# AEC-Q100 Grade 1 vs Grade 0

- HTSL: Chemical interactions that take place between bond wires and metal layers are sped up due to increased temperature which can cause failures

- HTSL usually causes Kirkendall Voiding failures
  - Kirkendall Voiding is caused by the diffusion of one metal into another metal. This chemical reaction increases as the temperatures increases.



- To reduce the likelihood of failure at the increased temperatures Grade 0 qualification requires the selection of the proper materials


ACCELERATED ENVIRONMENT STRESS TESTS	
STRESS	ADDITIONAL REQUIREMENTS
Temperature Cycling	PC before TC for surface mount devices. Grade 0: $-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 2000 cycles <u>or equivalent.</u> Grade 1: $-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 1000 cycles <u>or equivalent.</u>
Power Temperature Cycling	PC before PTC for surface mount devices. Test required only on devices with maximum rated power $\geq 1$ watt or $\Delta T_J \geq 40^{\circ}\text{C}$ or devices designed to drive inductive loads. Grade 0: $T_a$ of $-40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 1000 cycles. Grade 1: $T_a$ of $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for 1000 cycles.
High Temperature Storage Life	<b>Plastic Packaged Parts</b> Grade 0: $+175^{\circ}\text{C}$ $T_a$ for 1000 hours or $+150^{\circ}\text{C}$ $T_a$ for 2000 hours. Grade 1: $+150^{\circ}\text{C}$ $T_a$ for 1000 hours or $+175^{\circ}\text{C}$ $T_a$ for 500 hours.
ACCELERATED LIFETIME SIMULATION TESTS	
STRESS	ADDITIONAL REQUIREMENTS
High Temperature Operating Life	For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005. Grade 0: $+150^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 1: $+125^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 2: $+105^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 3: $+85^{\circ}\text{C}$ $T_a$ for 1000 hours.  <u>HTOL NOTES:</u> <u>If TI is used to set the HTOL conditions, the minimum stress of 1000 hours at the <math>T_a</math> of the device is to be shown using activation energy of 0.7eV or other value technically justified.</u>

# AEC-Q100 Grade 1 vs Grade 0

- HTOL: physical interactions that take place in bond wires and metal layers are sped up due to increased temperature which can cause failures

– HTOL usually causes Electromigration failures

- Electromigration** is the physical movement of metal atoms caused by electrons running into those metal atoms. The higher the temperature the more collisions there are, eventually causing an open circuit due to missing metal atoms



- To reduce the likelihood of failure at the increased temperatures Grade 0 qualification requires the selection of the proper materials

ACCELERATED ENVIRONMENT STRESS TESTS	
STRESS	ADDITIONAL REQUIREMENTS
Temperature Cycling	PC before TC for surface mount devices. Grade 0: $-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 2000 cycles <u>or equivalent</u> . Grade 1: $-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 1000 cycles <u>or equivalent</u> .
Power Temperature Cycling	PC before PTC for surface mount devices. Test required only on devices with maximum rated power $\geq 1$ watt or $\Delta T_J \geq 40^{\circ}\text{C}$ or devices designed to drive inductive loads. Grade 0: $T_a$ of $-40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for 1000 cycles. Grade 1: $T_a$ of $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for 1000 cycles.
High Temperature Storage Life	<b>Plastic Packaged Parts</b> Grade 0: $+175^{\circ}\text{C}$ $T_a$ for 1000 hours or $+150^{\circ}\text{C}$ $T_a$ for 2000 hours. Grade 1: $+150^{\circ}\text{C}$ $T_a$ for 1000 hours or $+175^{\circ}\text{C}$ $T_a$ for 500 hours.
ACCELERATED LIFETIME SIMULATION TESTS	
STRESS	ADDITIONAL REQUIREMENTS
High Temperature Operating Life	For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005. Grade 0: $+150^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 1: $+125^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 2: $+105^{\circ}\text{C}$ $T_a$ for 1000 hours. Grade 3: $+85^{\circ}\text{C}$ $T_a$ for 1000 hours.  <u>HTOL NOTES:</u> <u>If Ti is used to set the HTOL conditions, the minimum stress of 1000 hours at the <math>T_a</math> of the device is to be shown using activation energy of 0.7eV or other value technically justified.</u>

# HTOL Grade 1 vs Grade 0

- Mission Profiles
  - We can use mission profiles which have temperature (ambient or board) and power dissipation profiles to calculate how it compares with the AEC-Q100 HTOL profile.
- Grade 1 vs Grade 0
  - Grade 1 assumes average Tj=~55C for approximately 9 years
  - Grade 0 assumes average Tj=~70C for approximately 9 years

Device Name:	TLV702-Q	Arrhenius calculations					
Package	DBV	units	$AF \equiv e^{-\frac{Ea}{k} \left( \frac{1}{T_1} - \frac{1}{T_2} \right)}$				
EA	0.7	ev					
K	8.63E-05	constant					
Power	0.2618	W					
θjb	69.3	C/W					
Delta C	18.14274	C					
Oven Stress Temp	150	C					
<i>Orange cells can be changed.</i>							
T <sub>b</sub> Customer Requirments	T <sub>j</sub> Customer Requirments	Hrs Customer Requirements	T <sub>oven</sub> C HTOL	Hrs HTOL Conditions	AF	°K (T1)	°K (T2)
-40	-21.86	316.00	150	0.0	503545.09	251.14	423
-20	-1.86	316.00	150	0.0	46431.60	271.14	423
23	41.14	0.00	150	0.0	771.69	314.14	423
30	48.14	0.00	150	0.0	439.42	321.14	423
40	58.14	3.00	150	0.0	204.85	331.14	423
50	68.14	276.00	150	2.8	99.87	341.14	423
60	78.14	600.00	150	11.8	50.72	351.14	423
70	88.14	1196.00	150	44.7	26.74	361.14	423
80	98.14	3268.00	150	223.9	14.60	371.14	423
90	108.14	2493.00	150	303.1	8.22	381.14	423
100	118.14	1385.00	150	290.3	4.77	391.14	423
110	128.14	576.00	150	202.5	2.84	401.14	423
125	143.14	105.00	150	76.5	1.37	416.14	423
Total hours needed for Multiple T=-Hr requirements					1155.6		

# Topics

- Noise
- PSRR
- Thermal Performance
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP

# Capacitor & Capacitance Defined

- Capacitor: a **device** used to store an electric charge, consisting of one or more pairs of conductors separated by an insulator.
- Capacitance: the **ability** to store an electric charge.
  
- In an Ideal world the value written on a capacitor would be exactly the same as the amount of capacitance it provides when inserted into a system.
  - (Un)Fortunately we do not live in a world with ideal components
    - The existence of an ideal components would leave me without a job!





# Capacitor vs Capacitance Explained

- There are three main reasons why the capacitance of a capacitor isn't always what it says on the label
  1. Derating due to being biased with a DC Voltage
  2. Derating due to changes in temperature
  3. Manufacturing tolerances
    - This is called out specifically in the specs and is usually  $\pm 10\%$  or  $\pm 20\%$


# DC Voltage Derating Explained

- When a DC Voltage is applied to a capacitor it creates an E-field which “locks” some of the atomic dipoles into place.
  - These “locked” dipoles do not react to AC voltage transients which is why the effective capacitance decreases.



# Capacitance vs DC Bias

Capacitance vs DC Bias vs Cap Size  
Murata: 10uF, 10V, X5R, 0.95mm, +/-20%



## Key Take Away

The **same voltage** applied across a **thicker dielectric** results in a lower E-Field which will “lock in” less dipoles and cause **less derating**

# Capacitance vs Temperature Decoder Ring

Like all electronics capacitors have a temperature rating over which their performance is specified


Majority of LDO junction temperatures are usually specified from -40C to 125C.

1st Character: Low Temp		2nd Character: High Temp		3rd Character: Max Change over Temp	
Char	Temp (°C)	Char	Temp (°C)	Char	Change (%)
Z	10	2	45	A	±1.0
Y	-30	4	65	B	±1.5
X	-55	5	85	C	±2.2
		6	105	D	±3.3
		7	125	E	±4.7
		8	150	F	±7.5
		9	200	P	±10
				R	±15
				S	±22
				T	+22, -33
				U	+22, -56
				V	+22, -82

So we usually recommend X5R or X7R caps

# Capacitance vs Temperature Graph

Capacitance vs Temp vs Temp Rating  
Murata: 10uF, 10V, 0805, +/-20%



Temperature affects the capacitance much less than the DC Bias which can reduce the capacitance by 90%



# Topics


- Noise
- PSRR
- Thermal Performance
- Capacitor vs Capacitance
- Getting Answers to Your LDO Questions ASAP

# Fastest Way to Get Answers

- The fastest way to get an answer to a question regarding LDOs is to post it on E2E
  - We know many people think that sending an email directly to one of the Apps Engineers (or better yet the Apps Manager!) will get them the fastest response.
    - However, this is **not** effective because like you each day we come in to inboxes full of emails which we must dig through to find the customer questions.
    - Instead we prioritize questions posted on E2E

Starting around Q4 of last year we started informing the field that E2E was the most effective way of submitting questions and as you can see it's working with E2E threads going up by almost 20%

E2E Questions Posted per Quarter




# Why Use E2E?

- It's faster because we have multiple people dedicated to monitoring and responding to all of the questions that are posted on E2E.
- Posting on E2E allows us to effectively track customer support metrics which can help us to justify dedicating even more resources to customer support.
  - Email has no effective way of tracking customer support metrics
- Posting on E2E also enables anybody to easily search for the answers to similar questions.
  - An email in another person's inbox isn't searchable by any one else on the team

# Questions with Customer IP

- We understand that some customers may have sensitive IP in their questions and **those should not go on E2E, please send those requests to your field rep or myself** and I'll see that they are handled appropriately.
  - Examples of Customer IP include schematics or board layouts



# Troubleshooting Questions

- If you are working through an issue and need our help please provide as many of the following as possible

In order of importance

## 1. Scope Shots

- Scope shots are the best way for us to evaluate what is happening without being with the customer
- They should include  $V_{in}$ ,  $V_{en}$ ,  $V_{out}$  and  $I_{out}$  if possible
  - If  $V_{bias}$  present or if PG is part of the issue include these

With these two items we can debug  
~75% of issues remotely

## 2. Schematics

## 3. Input and output conditions

- $V_{in}$ ,  $V_{out}$  (nominal),  $C_{in}$ ,  $C_{out}$ ,  $C_{nr}$ ,  $C_{ff}$ ,  $I_{out}$  (is the load constant or changing?), what is driving  $V_{en}$ ?

## 4. Board Layout

- Not always needed immediately unless the problem seems related to: thermals, EMI, or PSRR/noise that is worse than expected





©Copyright 2017 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.  
Use of this material is subject to TI’s **Terms of Use**, viewable at [TI.com](http://TI.com)