




Hardware Development Guide

Introduction


— MSPM0 ecosystem training series

Presented by Johnson He

Hardware Design




MSPM0G Typical Application Schematic




MSPM0L Typical Application Schematic

Hardware Design




Enable ±1% on-chip HF Oscillator





Gx device -> Vref output to pin, need filter capacitor


Lx device -> Need filter capacitor if use external reference




Gx only: External Crystal



Pullup for Open-Drain IO



Pullup to release reset, Reconfiguring NRST as GPIO



PA18: BSL Invoke(Pull-down if don't need invoke BSL)

Check List

Pin ⁽¹⁾	Description	Requirements
VDD	Power supply positive pin	Place 10- μ F and 100-nF capacitors between VDD and VSS, and keep those part close to VDD and VSS.
VSS	Power supply negative pin	
VCORE	Core voltage (typical: 1.35 V)	Connect a 470-nF capacitor to VSS, do not supply any voltage or apply any external load to the VCORE pin.
NRST	Reset pin	Connect an external 47-k Ω pullup resistor with a 10-nF pulldown capacitor.
ROSC	External reference resistor pin	<ul style="list-style-type: none"> Connect an external 100-kΩ \pm0.1% 25-ppm resistor to VSS to enable high SYSOSC accuracy if needed. Keep open is OK if does not have high accuracy requirement for SYSOSC.
VREF+	Voltage reference power supply for external reference input	<ul style="list-style-type: none"> When using VREF+ and VREF- to bring in an external voltage reference for analog peripherals such as the ADC, a decoupling capacitor must be placed on VREF+ to VREF-/GND with a capacitance based on the external reference source. Keep open is OK if external voltage reference is not used.
VREF-	Voltage reference ground supply for external reference input	
SWCLK	Serial wire clock from debug probe	Internal pullup to VDD, does not need any external part.
SWDIO	Bidirectional (shared) serial wire data	Internal pulldown to VSS, does not need any external part.
PA0, PA1	Open-drain I/O	Pull-up resistor required for output high
PA18	Default BSL invoke pin	Keep pulled down to avoid entering BSL mode after reset. The BSL invoke pin can be remapped.
PAx (exclude PA0, PA1)	General-purpose I/O	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup or pulldown resistor.
OPAx_IN0-(2)	OPAx inverting terminal input 0	This pin is high-impedance, does not need any external part if unused.

MSPM0L134x Only

4

Reference Resource

MSPM0 Hardware Development Guide

Application Note
MSPM0 G-Series MCUs Hardware Development Guide

English Document SLAAK75

Table of Contents

- 1 MSPM0 Hardware Design Check List... 3
- 2 Power Supplies to MSPM0 Devices... 5
 - 2.1 Digital Power Supply... 5
 - 2.2 Analog Power Supply... 6
 - 2.3 Bulk-In Power Supply and Voltage Reference... 6
 - 2.4 Recommended Decoupling Circuit for Power Supply... 7
- 3 Reset and Power Supply Supervisor... 7
 - 3.1 Digital Power Supply... 7
 - 3.2 Power Supply Supervisor... 7
- 4 Clock System... 7
 - 4.1 Internal oscillators... 8
 - 4.2 External oscillators... 8
 - 4.3 External Clock Output (CLK_OUT)... 11
 - 4.4 Frequency Clock Counter (FCC)... 14
- 5 Debugger... 14
 - 5.1 Debug port pins and Pinout... 14
 - 5.2 Debug port connection with standard JTAG connector... 14
- 6 Key Analog Peripherals... 17
 - 6.1 ADC Design Considerations... 17
 - 6.2 OPAMP Design Considerations... 18
 - 6.3 DAC Design Considerations... 18
 - 6.4 COMP Design Considerations... 19
 - 6.5 GPAMP Design Considerations... 21
- 7 Key Digital Peripherals... 21
 - 7.1 Timer Resources and Design Considerations... 23
 - 7.2 UART and LIN Resources and Design Considerations... 24
 - 7.3 MCAN Resources and Design Considerations... 24
 - 7.4 I2C and SPI Design Considerations... 25
- 8 GPIOs... 30
 - 8.1 GPIO Output Switching Speed and Load Capacitance... 30
 - 8.2 GPIO Current Sink and Source... 30
 - 8.3 High-Speed GPIOs... 31
 - 8.4 High-Driver GPIOs... 31
 - 8.5 Open-Drain GPIOs Enabling Communication without Level Shifter... 31
 - 8.6 How to Communicate with 1.8-V Device without Level Shifter... 31
 - 8.7 Unbuffered Plus Connection... 32
- 9 Layout Guides... 33
 - 9.1 Power Supply Layout... 33
 - 9.2 Considerations for Ground Layout... 33
 - 9.3 Trace, Via, and Other PCB Components... 35
 - 9.4 How to Select Board Layers and Recommended Stack-up... 35
- 10 Bootloader... 35

SLAAK75 - OCTOBER 2022 MSPM0 G-Series MCUs Hardware Development Guide
English Document SLAAK75
Copyright © 2022 Texas Instruments Incorporated

Application Note
『MSPM0 G シリーズ MCU ハードウェア開発ガイド』

English Document SLAAK75

目次

- 1 MSPM0 ハードウェア設計チェックリスト... 3
- 2 MSPM0 電源の電圧... 5
 - 2.1 デジタル電源... 5
 - 2.2 アナログ電源... 6
 - 2.3 バルクイン電源と電圧参照... 6
 - 2.4 電源供給回路の推奨回路... 7
- 3 リセットと電源監視... 7
 - 3.1 デジタル電源... 7
 - 3.2 電源監視... 7
- 4 クロックシステム... 7
 - 4.1 内部発振器... 8
 - 4.2 外部発振器... 8
 - 4.3 外部クロック出力 (CLK_OUT)... 11
 - 4.4 周波数カウンタ (FCC)... 14
- 5 デバッガ... 14
 - 5.1 デバッグポートピンとピンアウト... 14
 - 5.2 デバッグポート接続標準 JTAG 接続器... 14
- 6 キーアナログ周辺機器... 17
 - 6.1 ADC 設計の考慮事項... 17
 - 6.2 OPAMP 設計の考慮事項... 18
 - 6.3 DAC 設計の考慮事項... 18
 - 6.4 COMP 設計の考慮事項... 19
 - 6.5 GPAMP 設計の考慮事項... 21
- 7 キーデジタル周辺機器... 21
 - 7.1 タイマーリソースと設計の考慮事項... 23
 - 7.2 UART と LIN リソースと設計の考慮事項... 24
 - 7.3 MCAN 設計の考慮事項... 24
 - 7.4 I2C と SPI 設計の考慮事項... 25
- 8 GPIO... 30
 - 8.1 GPIO の出力スイッチング速度と負荷容量... 30
 - 8.2 GPIO の電流シンクとソース... 30
 - 8.3 高速 GPIO... 31
 - 8.4 高駆動 GPIO (HSDIO)... 31
 - 8.5 オープンドレーン GPIO をレベルシフタなしで通信... 31
 - 8.6 1.8V デバイスとレベルシフタなしで通信... 31
 - 8.7 緩衝なし接続... 32
- 9 レイアウトガイド... 33
 - 9.1 電源レイアウト... 33
 - 9.2 トレース、ビア、およびその他の PCB コンポーネント... 35
 - 9.3 基板レイヤーと推奨スタックアップの選択... 35
- 10 ブートローダ... 35

SLAAK75 - OCTOBER 2022 MSPM0 G-Series MCUs Hardware Development Guide
English Document SLAAK75
Copyright © 2022 Texas Instruments Incorporated

Application Note
MSPM0 G 系列 MCU 硬件开发指南

English Document SLAAK75

内容

- 1 MSPM0 硬件设计检查清单... 3
- 2 MSPM0 器件中的电压... 5
 - 2.1 数字电源... 5
 - 2.2 模拟电源... 6
 - 2.3 大容量电源和电压基准... 6
 - 2.4 推荐电源电路参考... 7
- 3 复位和电源监视器... 7
 - 3.1 数字电源... 7
 - 3.2 电源监视器... 7
- 4 时钟系统... 7
 - 4.1 内部振荡器... 8
 - 4.2 外部振荡器... 8
 - 4.3 外部时钟输出 (CLK_OUT)... 11
 - 4.4 频率计数器 (FCC)... 14
- 5 调试器... 14
 - 5.1 调试端口引脚和引脚分配... 14
 - 5.2 使用标准 JTAG 连接器进行调试... 14
- 6 主要模拟外设... 17
 - 6.1 ADC 设计注意事项... 17
 - 6.2 OPAMP 设计注意事项... 18
 - 6.3 DAC 设计注意事项... 18
 - 6.4 COMP 设计注意事项... 19
 - 6.5 GPAMP 设计注意事项... 21
- 7 主要数字外设... 21
 - 7.1 定时器资源设计注意事项... 23
 - 7.2 UART 和 LIN 资源设计注意事项... 24
 - 7.3 MCAN 设计注意事项... 24
 - 7.4 I2C 和 SPI 设计注意事项... 25
- 8 GPIO... 30
 - 8.1 GPIO 输出切换速度和负载电容... 30
 - 8.2 GPIO 电流吸收和驱动... 30
 - 8.3 高速 GPIO... 31
 - 8.4 高驱动 GPIO (HSDIO)... 31
 - 8.5 通过 GPIO 与 1.8V 设备通信... 31
 - 8.6 与 1.8V 设备通信... 31
 - 8.7 缓冲器连接... 32
- 9 布局指南... 33
 - 9.1 电源布局... 33
 - 9.2 走线、过孔和其他 PCB 元件... 35
 - 9.3 如何选择板层和推荐堆叠... 35
- 10 引导加载程序... 35

SLAAK75 - OCTOBER 2022 MSPM0 G 系列 MCU 硬件开发指南
English Document SLAAK75
Copyright © 2022 Texas Instruments Incorporated

Application Note
MSPM0 G-시리즈 MCU 하드웨어 개발 가이드

English Document SLAAK75

목차

- 1 MSPM0 하드웨어 설계 체크리스트... 3
- 2 MSPM0 장치의 전압... 5
 - 2.1 디지털 전원... 5
 - 2.2 아날로그 전원... 6
 - 2.3 대용량 전원 및 전압 레퍼런스... 6
 - 2.4 권장 전원 회로 참조... 7
- 3 리셋 및 전원 모니터링... 7
 - 3.1 디지털 전원... 7
 - 3.2 전원 모니터링... 7
- 4 클럭 시스템... 7
 - 4.1 내부 발진기... 8
 - 4.2 외부 발진기... 8
 - 4.3 외부 클럭 출력 (CLK_OUT)... 11
 - 4.4 FCC (주파수 카운터)... 14
- 5 디버거... 14
 - 5.1 디버그 포트 핀 및 핀아웃... 14
 - 5.2 디버거 포트 연결을 위한 표준 JTAG 연결기... 14
- 6 주요 아날로그 주변기기... 17
 - 6.1 ADC 설계 고려 사항... 17
 - 6.2 OPAMP 설계 고려 사항... 18
 - 6.3 DAC 설계 고려 사항... 18
 - 6.4 COMP 설계 고려 사항... 19
 - 6.5 GPAMP 설계 고려 사항... 21
- 7 주요 디지털 주변기기... 21
 - 7.1 타이머 리소스 설계 고려 사항... 23
 - 7.2 UART 및 LIN 리소스 설계 고려 사항... 24
 - 7.3 MCAN 설계 고려 사항... 24
 - 7.4 I2C 및 SPI 설계 고려 사항... 25
- 8 GPIO... 30
 - 8.1 GPIO 출력 스위칭 속도 및 부하 용량... 30
 - 8.2 GPIO 전류 흡수 및 구동... 30
 - 8.3 HSDIO (고속 GPIO)... 31
 - 8.4 HSDIO (고출력 GPIO)... 31
 - 8.5 1.8V 장치와 GPIO를 사용하여 통신... 31
 - 8.6 1.8V 장치와 GPIO를 사용하여 통신... 31
 - 8.7 버퍼 연결... 32
- 9 레이아웃 가이드... 33
 - 9.1 전원 레이아웃... 33
 - 9.2 트레이스, 비아, 및 기타 PCB 구성 요소... 35
 - 9.3 레이어 및 스택업 선택... 35
- 10 부트로더... 35

SLAAK75 - OCTOBER 2022 MSPM0 G-시리즈 MCU 하드웨어 개발 가이드
English Document SLAAK75
Copyright © 2022 Texas Instruments Incorporated

Power Supply

Reset & Debugger

Clock System

Bootloader


GPIO

Layout


Digital Peripherals

Analog Peripherals

Reference Resource




MSPM0 Launchpad



EVM Board

Jumpstart your designs with

TI Designs



TEXAS INSTRUMENTS

TI Design Materials

- Focus on actual application
- Software
- Hardware design files
- Technical documentation and test reports

To find more MSPM0 training series, please visit:

- [Ti.com.cn](http://ti.com.cn)
- [WeChat \(德州仪器公众号\)](#)
- [Bilibili](#)
- [21IC](#)