

## Application Development Using Processor SDK RTOS



## Processor SDK RTOS: Software Stack



## **Processor SDK RTOS: Maximize Software Reuse**





## **Processor SDK RTOS: Typical Development Flow**







## **Processor SDK RTOS: Setup**

Application Development Using Processor SDK RTOS





## Processor SDK RTOS: AM572x GP EVM





## **Removing the Processor Module from the LCD**





### **NOTE:** This is mandatory to connect an external emulator to the AM572x GP EVM.



## Processor SDK RTOS: AM572x GP EVM Setup

### **Connect emulator (only for debugging)**

Emulation and boot settings



### Plug in FTDI cable for UART console out

#### **Configure boot jumpers**



### **Connect Ethernet cable**

### Insert SD card (only for SD boot & mass storage)

Optional peripheral connections







For EVM-specific instructions, select **Setup EVM Hardware** in the *Processor SDK RTOS Getting Started Guide*: http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_Getting\_Started\_Guide



### **CAUTION: EVM Power Up/Down Sequence** (AM572x EVM Only)

### Safe power up/ power down sequence:

Refer to wiki article for safe power up/down sequence: AM572x General Purpose EVM HW User Guide

### PMIC shutdown in 7 seconds:

- PMIC on the TMDXEVM5728 turns off the board in 7 seconds due to a hardware errata.
- Software needs to write to PMIC register to keep it on.
- GEL files and board library provide board configuration.

Errata: http://www.ti.com/product/AM5728



**Connect power jack** 

Push power button





## **Processor SDK RTOS: Software Setup**

### **Recommended host setup supported:**

- Windows: Windows 7 on 64-bit machine
- Linux: Ubuntu 14.04 or 12.04 on 64-bit machine

### Setting up the development environment:

- Processor-SDK RTOS installer
- Code Composer Studio v6.1.1 or later

CPU	Tool	TI- Software Package
A15	Linaro GCC Toolchain	CCS
A8	Linaro GCC Toolchain	CCS
A9	Linaro GCC Toolchain	CCS
M4	TI ARM Toolchain	CCS
C66x	TI CGT Toolchain	CCS



For software instructions, select **Setup Software** in the *Processor SDK RTOS Getting Started Guide*: http://processors.wiki.ti.com/index.php/Processor SDK RTOS Getting Started Guide



## **Processor SDK RTOS: CCSv6 Product Discovery**



### NOTE: Mandatory CCS restart is required for product discovery to take effect.



## Processor SDK RTOS: CCSv6 Target Configuration

3

File

### CCS Edit View: File ->New->Target Configuration



Basic Advanced Source

- Gel files for A15, C66x, M4 are auto-populated.
- Test connection option available.
- Advanced options allows customization.

### **CCS Debug View:** Launch target configuration

С	CS Debug - C:\Users\a02	72049\user\CCSTargetConfigurations\AM572xIDK_XDS100USB.ccxml - Code Composer Studio
9	Edit View Project Tools	Scripts Run Window Help
•	🔻 📄 🕞 🍢 🕭 🕶 🕅	AMS72x Misc Module configurations     ►
	<ul> <li>AM572xIDK_XDS100</li> <li>Texas Instruments</li> <li>Texas Instruments</li> </ul>	AM572X PRCM CLOCK Configuration - Common + known) default + known)
Texas Instruments     Peras Instruments		AM572x_MULTICORE_Initialization  AM572x_MULTICORE_EnableAllCores DDR Memory config PRUSS_1_2_ClkEnable XDS100v2 USB Emulator_0/Cortex_M4_IPU2_C0 (Disconnec IPU1SSCKEnable_API
		XDS100v2 US8 Emulator_0/Cortex_M4_JPU2_C1 (Disconnect XDS100v2 US8 Emulator_0/C66xx_DSP1 (Disconnected : UF XDS100v2 US8 Emulator_0/C66xx_DSP2 (Disconnected : UF XDS100v2 US8 Emulator_0/CortexA15.0 (Suspended)         DSP2SSCIkEnable_API
	■ 0x0003808C( % Texas Instruments % Texas Instruments	no symbols are defined for 0x0003808C) XDS100v2 USB Emulator_0/CortexA15_1 (Disconnected : Unknown) XDS100v2 USB Emulator_0/PRU_0_ICSS1 (Disconnected : Unknown)

- Connect to CortexA15\_0
- GEL initializes SoC clocks, DDR, PMIC
- All slave cores are in reset and need wake up

For EVM-specific instructions, select **Setup EVM Hardware** in the *Processor SDK RTOS Getting Started Guide*: <u>http://processors.wiki.ti.com/index.php/Processor SDK RTOS</u> <u>Getting Started Guide</u>





## **Processor SDK RTOS: Start**

Application Development Using Processor SDK RTOS



![](_page_12_Picture_4.jpeg)

## Processor SDK RTOS: Start

Init O/S, Interrupts, Timers

### **Start UART**

**Start Ethernet Driver** 

**Start USB** 

**Start RTOS Tasks** 

Boot RTOS O/S, Start UART, Network, USB

![](_page_13_Picture_7.jpeg)

# Processor SDK RTOS: Bare Metal Hello World Example

- CCS "Hello World" template available.
- Template provided for all cores on SoCs.

### For more details:

**Processor SDK Bare Metal Examples** 

😯 New CCS Project	
CCS Project Create a new CCS Project.	
Target: AM572x - Cortex A15 Connection:	SPEVM_AM572X_SRevA     Verity
ARM9 [ARM] Cortex A [ARM] Cortex M [ARM] C66XX [C6 Project name: helo_world_a15	000]
Use default location  Location: C:\Users\a0272049\workspace_v6_1\hello_world_a15	Browse
Compiler version: GNU v4.8.4 (Linaro)  Advanced settings	More
Froject templates and examples      type filter text      Empty Projects     Empty Project     Empty Project (with main.c)      Ease Examples	Simple Hello World executable application demonstrating a "semi- hosted" program, printing the string "Hello World!" to standard output through the debugger. Although this is a simple example, it is not recommended for devices with small memory-mark (such as the MSP430 or C2000 families of
General Analyzer (UIA)	devices).
3	< Back Next > Finish Cancel

![](_page_14_Picture_6.jpeg)

## Processor SDK RTOS: SYSBIOS Hello World Example

![](_page_15_Picture_1.jpeg)

Wiki Link: <a href="http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_Examples">http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_Examples</a>

![](_page_15_Picture_3.jpeg)

# Set Up Build Environment to Build PDK Components

### **Build instructions:**

- Navigate to processor\_sdk\_rtos\_<soc>\_2\_xx\_xx\_xx>
- Set environment variables:
  - **SDK\_INSTALL\_PATH** is SDK and CCS installation path.
  - Default sets it to "C:\TI" (Windows) & "/home/[user]/ti" (Linux).
- Run the script setup.bat (Windows) and source setupenv.sh (Linux)

### Build all components:

make clean make all

### For other build target options:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_Building\_The\_SDK Custom installation options:

http://processors.wiki.ti.com/index.php/Processor SDK RTOS Install In Custom Path

![](_page_16_Picture_12.jpeg)

# **Script to Create Unit Tests for Device Drivers**

pdkProjectCreate.bat [soc] [board] [endian] [module] [processor] [pdkDir]

pdkProjectCreate.sh [soc] [board] [endian] [module] [processor] [pdkDir]

File location: {PDK\_INSTALL\_DIR}\packages

Description: soc – eg. am335x board – refer \${PDK\_INSTALL\_DIR}\package\ti\board\lib endian - little module - all – eg uart processor – eg arm, dsp pdkDir - THIS FILE LOCATION

### Example:

pdkProjectCreate.bat am572x evmAM572x little uart arm

Refer to **PDK Example and Test Project Creation** in the *RTOS Software Developer Guide*: <u>http://processors.wiki.ti.com/index.php/</u> Rebuilding The PDK

![](_page_17_Picture_8.jpeg)

(Windows)

(Linux)

## Processor SDK RTOS: Set Up GPIO LED Example

### **GPIO example location:**

pdk\_1\_x\_x/packages/exampleProjects/GPIO\_LedBlink\_<soc>\_ evm\_armExampleProject

- Import the project in CCSv6 and build the project.
- Connect the serial cable on host to view console.
- Host setup for serial console software:

```
*Baud rate: 115,200
*Data bits: 8
*Parity: None
*Stop bits: 1
*Flow control: None
```

### UART console output

<u>e</u> (	COM4	5:1152	00baud	- Tera T	erm VT			
File	Edit	Setup	Control	Window	Help			
GPI	GPIO Led Blink Application							

### User LED blink output

![](_page_18_Picture_10.jpeg)

### **GPIO LLD and example documentation:**

http://processors.wiki.ti.com/index.php/Processor SDK RTOS GPIO

![](_page_18_Picture_13.jpeg)

## **Processor SDK RTOS: Set Up UART**

### Locate UART example:

pdk\_1\_0\_0/packages/exampleProjects/UART \_BasicExample\_<SOC>\_armTestproject

- Import the project in CCSv6 and build the project.
- Connect UART using FTDI or microUSB cable.
- Configure the serial terminal on host to view console.
- Host setup for Teraterm:

```
*Baud rate: 115,200
*Data bits: 8
*Parity: None
*Stop bits: 1
*Flow control: None
```

### Example output

![](_page_19_Picture_9.jpeg)

### UART LLD and example documentation:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_UART

![](_page_19_Picture_12.jpeg)

## **Processor SDK RTOS: Set Up USB Device**

- USB device instance will behave like a USB thumb drive.
- EVM DDR memory acts as storage to external host.
- Compile and run project under pdk/packages/exampleProjects usb\_dev\_msc\_<BoardName>\_arm\_project
- Connect USB cable to USB device port on EVM and to USB port on the PC.
- Hook up UART cable to PC to view console logs.
- PC detects the EVM hardware as USB mass storage and prompts user to format disk before using the device.

### **USB device mode**

![](_page_20_Figure_8.jpeg)

### **UART console**

### 0:> RTOS USB Dev MSC example!! Done configuring USB and its interrupt

### Host view of the AMXX hardware

![](_page_20_Figure_12.jpeg)

![](_page_20_Picture_13.jpeg)

### Wiki Link:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_USB

## Processor SDK RTOS: Set Up USB HOST (MSC)

- USB instance acts as USB host communicating with a USB mass storage class device.
- Compile and run the following project under pdk/packages/exampleProjects usb\_host\_msc\_<BoardName>\_arm\_project
- Plug in USB flash driver (FAT formatted) in the USB host port (USB0/1 on AM437x EVM).
- Connect UART cable to view example console prompt. Screenshot of example console is shown.
- Example demonstrates mass storage class functionality of the USB driver.

### Wiki Link:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_USB

![](_page_21_Figure_8.jpeg)

### **UART console**

0:>help
Available commands
help : Display list of commands
ls : Display list of files
cd: Change directory
mkdir: Create directory
rm : Delete a file or an empty directory
pwd : Show current working directory
cat : Show contents of a text file : cat <filename></filename>
Write to a file : cat <inputfile> &gt; <outputfile></outputfile></inputfile>
Read from UART : cat dev.UART
Write from UART : cat dev.UART > <outputfile></outputfile>
0:>lsD 2013/03/18 14:06 0 DRIVER~1
A 2013/11/22 10:14 233984 SOCKET~1.DOC
A 2013/11/22 10:16 75520 UDP~1.PCA
A 2013/11/20 17:12 50456 CAP~1.PCA
A 2013/11/20 17:12 1100 mylog.txt
A 2013/10/15 13:45 1734 README.TXT

![](_page_21_Picture_11.jpeg)

## **Processor SDK RTOS: Set Up Networking**

### **Example Application:**

NIMU\_BasicExample\_<SOC>\_Evm\_armExampleproject

- Import project into CCSv6 and build unit test.
- Load unit test via CCS using emulator.
- Example configures IP address 192.168.1.2 on the target.
- Before running:
  - Create interface on PC with static address 192.168.1.x
  - Hook up Ethernet cable from PC to Ethernet port on EVM.
     e.g., ETH0 interface. (top Ethernet port) on AM572x GP EVM
- To verify, ping 192.168.1.2 IP address (EVM board) from your host.

![](_page_22_Picture_10.jpeg)

### Wiki Link: http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_NDK

![](_page_22_Picture_12.jpeg)

# **CSL Examples**

- Chip Support Library (CSL):
  - Provides a set of well-defined APIs
  - Abstracts low-level interface details of underlying SoC
  - Allow users to configure, control (start/stop, etc.) and read/write from peripherals
- User can use the CSL layer to create examples and custom drivers.
- **Example location:** (TI\_PDK\_INSTALL\_DIR)\packages\ti\csl\test

Example Name	Description				
WDT (Watchdog timer)	The application resets the A15 CPU0 core.				
RTC (Real Time Clock) The application prints date and time on UART console					
GMAC(External PHY)	The application prints on console the configuration of PHY.				
Wiki Link: http://processors.wiki.ti.com/index.php/Processor_SDK_RTOS_CSL					

pdk_am57××_1_0_0 ► packages ► ti ►	csl ▶ soc ▶ am572x ▶ src
Name	Date modified
csl_device_pllc.c	9/11/2015 1:57 PM
🔟 csl_device_pllc.h	9/11/2015 1:57 PM
<b>c</b> sl_device_xbar.c	9/11/2015 1:57 PM
🔟 csl_device_xbar.h	9/11/2015 1:57 PM
csl_version.c	9/11/2015 1:57 PM
🖻 cslr_cam_cm_core.h	9/11/2015 1:57 PM
🔟 cslr_cam_prm.h	9/11/2015 1:57 PM
🔟 cslr_cgem_system.h	9/11/2015 1:57 PM
🔟 cslr_ckgen_cm_core.h	9/11/2015 1:57 PM
🔟 cslr_ckgen_cm_core_aon.h	9/11/2015 1:57 PM
🔟 cslr_ckgen_prm.h	9/11/2015 1:57 PM
🖻 cslr_cmi.h	9/11/2015 1:57 PM
🖻 csir_control_core.h	9/11/2015 1:57 PM
🔟 cslr_control_core_pad.h	9/11/2015 1:57 PM
🔟 cslr_control_core_pad_io.h	9/11/2015 1:57 PM
b csir_control_core_sec.h	9/11/2015 1:57 PM
🔟 cslr_control_core_wkup.h	9/11/2015 1:57 PM
b csir_control_core_wkup_pad.h	9/11/2015 1:57 PM
🖻 csir_control_intr_dma.h	9/11/2015 1:57 PM
h cslr_core_cm_core.h	9/11/2015 1:57 PM
🖻 cslr_core_prm.h	9/11/2015 1:57 PM
b cslr_coreaon_cm_core.h	9/11/2015 1:57 PM
🖻 cslr_coreaon_prm.h	9/11/2015 1:57 PM
🔟 cslr_custefuse_cm_core.h	9/11/2015 1:57 PM

![](_page_23_Picture_9.jpeg)

![](_page_24_Picture_0.jpeg)

## **Processor SDK RTOS: Run**

Application Development Using Processor SDK RTOS

![](_page_24_Figure_3.jpeg)

![](_page_24_Picture_4.jpeg)

## **Creating SD Card to Boot SDK Demos**

### Script location in Processor SDK:

<SDK INSTALL DIR>/bin/create-sdcard.sh (Linux host only)

Notes:

- Linux script formats, partitions and loads the boot images to the SD card.
- Windows requires formatting, partitioning and copying of boot image using Win32 Disk Imager.

Location of prebuilt binaries for OOB demo images and sd-card image: <SDK INSTALL DIR>\demos\oob\<SOC\_EVM>\sd\_card\_img

 Reference:
 Processor\_SDK\_RTOS\_Creating a SD\_Card\_with\_Windows

 Processor\_SDK\_RTOS\_create\_SD\_card\_script for Linux

![](_page_25_Picture_8.jpeg)

## **Processor SDK Demonstration: Image Processing Demo**

- TI RTOS kernel based OOB demo demonstrates :
  - Booting from SD card using SBL,
  - UART, SD/MMC drivers
  - IPC messaging between ARM and DSP
  - IMGLIB functionality
- Application flow:
  - ARM reads the input image from SD card.
  - ARM partitions image across DSP cores.
  - ARM sends messages to DSP cores via IPC MessageQ.
  - DSP cores process partitioned images concurrently using IMGLIB edge detection functions.
  - DSP stores resulting image in DDR and notifies ARM cores.
  - ARM writes the resulting image into the SD card.
- Demo supports UART console logs and user input.

Input image

![](_page_26_Picture_15.jpeg)

### **Output image**

![](_page_26_Picture_17.jpeg)

![](_page_26_Picture_18.jpeg)

![](_page_27_Picture_0.jpeg)

## **Processor SDK RTOS: Develop**

Application Development Using Processor SDK RTOS

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_4.jpeg)

## Processor SDK RTOS: Develop (Source Reference)

Link to UART LLD source to enable console output

Link to USB LLD location in package

Link to EMAC LLD, NIMU and NDK source location in package

Adding filesystem support to the application

**Booting an application** 

IPC code to enable slave cores.

Boot RTOS O/S, Start UART, Network, USB

![](_page_28_Picture_8.jpeg)

## Processor SDK RTOS: Enabling UART

### **API Header Files:**

ti/drv/uart/UART\_stdio.h board.h board\_cfg.h

### Sample Source Code:

main(){
Board\_initCfg boardCfg;
boardCfg = BOARD\_INIT\_UART\_STDIO;

Board\_init(boardCfg); UART\_printf(" Text to output "); }

![](_page_29_Figure_6.jpeg)

### Wiki Link:

http://processors.wiki.ti.com/index.php/Processor SDK RTOS UART

## **Processor SDK RTOS: Enabling USB Device**

**API header file:** 

usb drv.h

usbdmsc.h

### Sequence of APIs used to enable USB device

![](_page_30_Figure_2.jpeg)

### **USB device implementation in PDK**

![](_page_30_Figure_4.jpeg)

### Libraries to link: ti.board.aXX ti.drv.usb.aXX

Where XX indicates target CPU

### Wiki Link:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_USB

![](_page_30_Picture_9.jpeg)

## Processor SDK RTOS: Enabling USB Host

### Sequence of APIs used to enable USB host

![](_page_31_Figure_2.jpeg)

![](_page_31_Picture_3.jpeg)

# Processor SDK RTOS: Enabling Networking

### NIMU/EMAC header files:

ti/transport/ndk/nimu/nimu\_eth.h

NDK header files:

ti/ndk/inc/netmain.h ti/ndk/inc/stkmain.h

Libraries to link: ti.transport.ndk.nimu.aXX

ti.ndk.config.<NDKModule>

Where XX indicates target CPU

![](_page_32_Figure_8.jpeg)

# NIMU for ICSS NIMU for CPSW ICSS\_EMAC Driver ICSS\_EMAC Driver ICSS\_EMAC Driver ICSS\_EMAC Driver ICSS\_EMAC Driver ICSS\_EMAC Driver

Wiki Link: <a href="http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_NDK">http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_NDK</a>

![](_page_32_Picture_11.jpeg)

# **Network Development Kit (NDK)**

- NDK is a <u>set of libraries + example code</u> that initialize/configure/operate the hardware (EMAC) & perform all of the TCP/IP functionality through a set of "socket" programming APIs(e.g. socket, bind, send, recv, etc.)
- Provides a <u>seamless interface</u> to the physical layer (EMAC/PHY)

![](_page_33_Figure_3.jpeg)

![](_page_33_Picture_4.jpeg)

## Network Stack (NDK) System Overview

### **BIOS configuration file for NDK example:**

### **Global Initializations**

var Global = xdc.useModule('ti.ndk.config.Global');

### Network layer modules:

var Ip = xdc.useModule('ti.ndk.config.lp');

### Transport layer modules:

- var Tcp = xdc.useModule('ti.ndk.config.Tcp');
- var Udp = xdc.useModule('ti.ndk.config.Udp');

### Application layer modules:

var Telnet = xdc.useModule('ti.ndk.config.Telnet');

### NDK Transport device driver(specific to device)

var Nimu = xdc.loadPackage('ti.transport.ndk.nimu');

### Wiki Link: <a href="http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_NDK">http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_NDK</a>

![](_page_34_Figure_14.jpeg)

### System Overview of NDK Example

![](_page_34_Picture_16.jpeg)

## **Processor SDK RTOS: FATFS Filesystem Support**

FATFS module driver enables device interface with FAT file system compatible device via the MMCSD, USB, etc.

### **Header files:**

ti/drv/FATFS/FATFS.h ti/drv/FATFS/ff.h

### Libraries to link:

ti.fs.fatfs.aXX

XX indicates the target CPU

### **Examples:**

\$(PDK\_INSTALL\_PATH)/packages/exampleProjects/FATFS\_Con <SOC> Evm armExampleProject

vice interface with FAT file system	Configure application specific parameters. Enable clock and pinmuxing of peripheral			
D, USB, etc				
	Application has to configure drive instances of FATFS for the driver specific functional configuration in FATFS_config.			
	↓			
	FATFS_Init(). This will create the handle for the all instances of drives.			
	↓			
Wiki Link:	FATFS_params_init() This will initialize the parameters structure with default values. If other			
http://processors.wiki.ti.com/index.	than default values then the parameters have to be overwritten.			
hp/Processor SDK RTOS FATFS	↓ 			
	FATFS_open(index, fatfsParams) This will perform the configuration of driver controller for the specific instance based on the parameters and will return the handle corresponding to that instance.			
/exampleProjects/FATFS_Console	FAT file system API like t_open, t_write, t_read, etc. can be used to perform file operations			
ct				
	FATES Close().			

## **Processor SDK RTOS: Bootloader**

![](_page_36_Figure_1.jpeg)

![](_page_36_Picture_2.jpeg)

# Bootloader: Multicore Application Image Creation

AM57xImageGen script for creation of bootable multi-core:

**Location**: \$(PDK\_INSTALL\_DIR)/packages/ti/boot/sbl/tools/scripts

**Step 1:** Set BIN\_PATH variable in environment for output.

**Step 2:** Set path to ARM , DSP and M4 binaries:

- App\_MPU\_CPU0: Path to location of A15 MPU application .out
- App\_IPU1\_CPU0: Path to location of M4 core 1 application .out
- App\_DSP1: Path to location of DSP core 1 application .out

Step 3: Run the script to create app.out

### Tools used for image generation:

• Convert ELF Images of application binary to rprc format.

out2rprc.exe <App\_In\_name(elf or coff)> <App\_out\_name>

• Multi-core image generator:

MulticoreImageGen.exe <ENDIAN> <Dev Id> <App out file> <Core Id 1> <RPRC in file for Core Id 1> [<Core Id n> <RPRC in file for Core Id n> ...]

![](_page_37_Picture_14.jpeg)

## **Bootloader: Boot Media-Specific Details**

### SD/MMC boot:

- 1. Create a primary FAT partition on MMC/SD card (FAT32 format with sector size 512).
- 2. Rename the SBL image as MLO (RBL requirement) and copy to the SD card.
- 3. Rename the Application multicore image file as "app" and copy to the SD card.
- 4. Copy the MLO and application to the bootable SD card.

NOTE: SD card formatting tool is not included in SDK.

### For other boot media-specific details:

http://processors.wiki.ti.com/index.php/Processor SDK RTOS Boot

![](_page_38_Picture_9.jpeg)

## Processor SDK RTOS: IPC Examples

### SOC IPC examples path:

IPC\_DIR\examples\<SOC>\_bios\_elf

### List of Examples:

**MessageQ**: Send round-trip message from client to server and back

**Ping**: Send a message between all cores in the system

**NotifyPeer**: Use notify to communicate to a peer processor

Hello Example: Send one-way messages from writer to reader

### CCS RTOS ROV Viewer for IPC Hello Example

![](_page_39_Figure_9.jpeg)

Wiki: <u>http://processors.wiki.ti.com/index.php/Running\_IPC\_Examples\_on\_DRA7xx/AM572x</u> IPC User Guide: <u>http://processors.wiki.ti.com/index.php/IPC\_Users\_Guide</u>

![](_page_39_Picture_11.jpeg)

![](_page_40_Picture_0.jpeg)

## **Processor SDK RTOS: Port**

Application Development Using Processor SDK RTOS

![](_page_40_Picture_3.jpeg)

![](_page_40_Picture_4.jpeg)

## Processor SDK RTOS: Port

![](_page_41_Figure_1.jpeg)

![](_page_41_Picture_2.jpeg)

## **Processor SDK RTOS: Functional View**

![](_page_42_Figure_1.jpeg)

Components that will definitely need modification Components that may need modification

![](_page_42_Figure_3.jpeg)

![](_page_42_Figure_4.jpeg)

![](_page_42_Picture_5.jpeg)

![](_page_43_Figure_0.jpeg)

![](_page_43_Picture_1.jpeg)

# **Board Library: Modifying Source for Custom Platform**

![](_page_44_Figure_1.jpeg)

- Clocking
- **DDR** configuration

IO co Exter Boarc	nfiguration nal components l initialization		enet_phy.c enet_phy.h gspi_flash.c gspi_flash.h	
pdk_am57xx_1	_0_0 > packages > ti > board >	src ▶ evmAM57	72x ► include	
Name	IO configuration	Date modified	Туре	
board_cf	j.h	9/11/2015 2:0	7 PM C/C++	Header
board_int	ernal.h	9/11/2015 2:0	7 PM C/C++	Header
🔟 evmam57	72×_pinmux.h	9/11/2015 2:0	7 PM C/C++	Header

![](_page_44_Figure_8.jpeg)

![](_page_44_Picture_9.jpeg)

## **Processor SDK RTOS: Modifying Board PinMux Settings**

elopment Kit (PDK) elopment Kit (PDK) elopment Kit (PDK) elopment Kit (PDK)

vailable 48

TI PinMux > AM5728	New	Open Save	About			
Peripherals		• • Requirements			Output	
Type filter text		CHIPGLUE (0 of 1 Ad	ided) 🕶 🚺	Add Remove	Design Summary	
(/1) CHIPGLUE	+	Click the "Add" bu	tton to add a CHIPG	LUE to your	* Generated Files	
🛈 (/2) DCAN 🖌	+	<b>T</b> Manager (1993) - 1993	design.	0.000000000	Colonana dilana All	
2 (/2) ddr 🖌	+				Category filter: All	
(/1) DEBUGSS 🗸	+	Name:			boardPadDelay.h	Platform
(/3) eCAP	+	Use Case:	All pins of periphe	ral -	boardPadDelayDevice.c	Platform
(/3) eHRPWM	+	Preferred Voltage	Any	Continue	boardPadDelayInit.c	Platform
(/3) eQEP	+	10 Cat	Manual Case	Soundar C	boardPadDelayTune h	Platform
🚺 (/1) GMAC_MDIO 🖌	+	IO SEC	VIEW ID SEts			
(/3) GMAC_SW0	+	CHIPGI HE Signals		PU PE Re	PinmuxConfigSummary.csv	CSV
(/3) GMAC_SW1	+	ta crin acoc signas	Pins		O Total Filer	
🕽 (/8) GPIO 🖌	+	ie obs0	Any -	0.0.0		
🚺 (/1) GPMC 🖌	+	₹ obs1	Any -	00	• Pin Layout	
🚺 (/1) HDMI 🖌	+	Robel	Arrive		(	GIONNE GI
(/1) HDQ	+	#2.0052	Mary -	1.000,000,000		2222222
🕽 (/5) I2C 🗸	+	✓ 0bs3	Any -	19-19-10	27 000000 00000000000000000000000000000	000000
🚺 (/1) INTC 🖌	+	🕏 obs4	Any =	000		
(/1) KBD	+	€ obs5	Any =	0.00		000000
🕑 (/8) MCASP 🖌 👘	+	12 obs6	Anv -	10 10 10		000000
🖸 (/4) MMC 🗸	+	H abot	Anna	Test est al.	20 000000000000000000000000000000000000	000000
🚺 (/1) OSC0 🖌	+	#/ 005/	AUTY -	Contraction of the		
(/1) OSC1	+	e obs8	Any -	0.01		0000000
O(/1) PCIE ✓	+	🗹 obs9	Any -	0.00	15 00000 000000000000000000000000000000	000 00
1 (/1) PRCM 🖌	+	🔀 obs10	Any -	0.0.0	13	
(/1) PRUSS1_eCAP	+	€ obs11	Any -			000000
(/1) PRUSS1_ECAT 🗸	+	Plaheth .	America	0.0.0		000000
(/1) PRUSS1_MDIO	+	≈ 00512	Any -		8 8888888888888888888888888888888888888	
🚺 (/2) PRUSS1_MII 🖌	+	₩ obs13	Any -	0.0	6 0000000000000000000000000000000000000	
(/2) PRUSS1_PRU	+	@ obs14	Any -	0.00		
(/1) PRUSS1_UART	+	i dbs15	Any -	0.00	3	
(/1) PRUSS2_eCAP	+	Rabets	Arris -	0.0.0	1	0000000

Name	Date modified	Туре
👢 device	9/15/2015 4:22 PM	File folder
👢 include	9/15/2015 4:22 PM	File folder
🔟 boardPadDelay.h	9/11/2015 2:07 PM	C/C++ Heade
🖸 boardPadDelayDevice.c	9/11/2015 2:07 PM	C Source
🖸 boardPadDelayInit.c	9/11/2015 2:07 PM	C Source
boardPadDelayTune.h	9/11/2015 2:07 PM	C/C++ Heade
c evmAM572x.c	9/11/2015 2:07 PM	C Source
c evmAM572x_clock.c	9/11/2015 2:07 PM	C Source
c evmAM572x_ddr.c	9/11/2015 2:07 PM	C Source
c evmAM572x_info.c	9/11/2015 2:07 PM	C Source
c evmAM572x_lld_init.c	9/11/2015 2:07 PM	C Source
c evmam572x_pinmux.c	9/11/2015 2:07 PM	C Source
e∨mAM572x_pll.c	9/11/2015 2:07 PM	C Source
odelay_config.c	9/11/2015 2:07 PM	C Source
🔟 iodelay_config.h	9/11/2015 2:07 PM	C/C++ Heade

### Pinmux Utility Download: http://www.ti.com/tool/PINMUXTOOL

AM57xx Sitara IO Configuration Requirements : http://www.ti.com/lit/an/sprac44/sprac44.pdf

![](_page_45_Picture_6.jpeg)

# Board Library: Clock Tree Tool to Simulate SoC Clocks

- Interactive Clock Tree Tool (CTT) for configuration:
  - Helps with visualization of the device clock tree
  - Allows users to customize clock tree as per specific use-case
- The CTT GUI is composed of 5 sub-views:
  - Main View
  - Thumbnail View
  - Controller View
  - Register View
  - Trace View
- Allows users to save register settings that can then be used to configure the software.

![](_page_46_Figure_11.jpeg)

Clock Tree Tool Download: <a href="http://www.ti.com/tool/CLOCKTREETOOL">http://www.ti.com/tool/CLOCKTREETOOL</a>

![](_page_46_Picture_13.jpeg)

## **DDR Configuration Tools**

CS1 populated	Yes	
Chip-select interleaving	Yes	If both chip-selects are populated, enabling the chip-select interleaving will modify the address decoding so that incrementing addresses will first till papes in CSD, then CS1, back to CSD, and so on
Turnaround time between chip-selects, in SDRAM clock cycles	3	Applies to read-to-read and write-to-write transitions from one chip- select to the other
SDRAM Data Bus Width	32bits	
SDRAM low-power mode	None	Automatic low-power mode settings.
Clock Stop Timer	Immediate	In number of clock cycles
Power-down Timer	Immediate	In number of clock cycles
Self-refresh Timer	Immediate	In number of clock cycles
Deep power-down enable	No	Enabling this bit will put the SDRAM in deep power-down. All memory contents will be lost. Even on an available in DDR3.
Max Number of LL Transactions in the Command FIFO	0	Must be managemeen 0 and 10
Max Number of MPU Transactions in the Command FIFO	Pa	Must be a value between 0 and 10
Max Number of SYS Transactions in the Command FIFO	10	Must be a value between 0 and 10
SDRAM Clock Freq @ Jy	1333MHz	
Operating Performance Point	OPP_NOM	Ratio programmed in the PRCM - DDR3 may only use OPP_NOM
Time between 2 short ZQ calibration commands	50ms	
Perform a long ZQ calibration when exiting self- efresh	Yes	
Perform a long ZQ calibration when exiting power down	No	
Perform ZQ calibration on both channels simultaneously	No	Enabling this feature requires separate calibration resistors for each chip select
Enable ZQ calibration for CS0	No	Only disables calibration runs after initialization. ZQINIT is still performed at boot time.
Enable ZQ calibration for CS1	No	Only disables calibration runs after initialization. ZQINIT is still performed at boot time.
Maximum number of SDRAM clock cycles to unlock the DDR PHY DIT	128	

SDRAM Type	DDR3	
SDRAM Geometry	Using 2x 4Gb pieces (256M x16)	per rank per channel
Data Bus Width	32bits	
Row Addresses	R0-R14	
Column Addresses	C0-C9	
Bank Addresses	BA0-BA2	
Bank Interleaving	Full	
SDRAM Refresh Rate	Normal	
SDRAM Timings	Timings for an Elpida DDR3-	CEDJ 6EBBG-AE-F)
CL	9 . 0	
CWL		
REFI		
WTR	7.5ns	
RTW	6.0ns	
FAW 5	40.0ns	Changed this to 40ns per Micron Data sheet
RRD	7.5ns	Changed this to 7.5ns per Micron Data sheet
RC	48.8ns	Changed this per Micron Data sheet
RAS	35.0ns	
RASmax	70.2us	
WR	15.0ns	
RCD	13.8ns	
RP	13.8ns	
CKE	5.6ns	
RTP	7.5ns	
XSRD	512 tCK	
XSNR	270.0ns	
1275	0.0++	

Enable write leveling	res	
Enable read gate training	Yes	
Enable read data eye training	Yes	
Incremental write leveling interval	0us	Only applicable to DDR3, set to 0 to disable this incrume ta two ning.
Incremental read DQS training		applicable to DDR3, set to 0 to disable this
interval		incremental training.
Incremental read data eye training	are	Only applicable to DDR3, set to 0 to disable this
interval	ous	incremental training.
DQS gate training more of		Number of samples used during each training
samples	•	iteration.
Write loveling number of complex	7	Number of samples used during each leveling
write leveling number of samples	1	iteration.

Refer to the AM57x EMIF Tools application note: <u>http://www.ti.com/lit/an/sprac36/sprac36.pdf</u>

![](_page_47_Picture_5.jpeg)

## **Diagnostics: Tests to Bring up Custom Hardware**

- Software to verify the functionality of on-board peripherals and external interfaces of each board.
- Constitute of ARM based bare metal (non-OS) code designed to validate TI EVM hardware
- Tests can be adapted to test new boards and/or peripherals.
- Validation suite utilizes:
  - board library for hardware configuration
  - UART drivers for standard output
  - relevant peripheral drivers for which the test are designed.
- Tests can be manually executed over an emulator or can be run off a SD card.

Wiki Link: http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_DIAG

![](_page_48_Figure_10.jpeg)

![](_page_48_Picture_11.jpeg)

Diagnostics: Tests in the Board Package

### **Common tests:**

- UART: Testing UART standard IO by sending/receiving characters at 115.2k baud
- GPIO LEDs: Flash the LEDs connected to GPIO on board
- I2C LEDs: Flash the LEDs connected to I2C on board
- **EEPROM**: Read/write to eeprom connected to I2C
- DDR read/write: Writes and reads back bits in the DDR memory
- MCSPI: Similar to QSPI, multichannel SPI also reads/writes to connected memory

### For complete list of diagnostics for your SoC, refer to:

http://processors.wiki.ti.com/index.php/Processor\_SDK\_RTOS\_DIAG

🧕 сомзз	:115200baud - Tera Term VT				
File Edit	Setup Control Window Help				
**** Cop	oying Application Image to DDR >	<del></del>			
SD Boot	; - file open completed successf	ully			
MPIL CPI	IN image load completed				
Jumping	to MPU CPU0 Application				
DIAGNOSI Command	IC TEST FRAMEWORK				
Sommaria	help - displays this help menu	again			
	run - run a diagnostic applicat status - prints the test status	:10N			
[Diag Me	nu]: run				
Diagnost					
ID 1	Name eenrom TEST	Pass No	#of Ø	times	Ran
2	haptics_TEST	No	õ		
3	icssEmac_TEST lcdTouchscheen TEST	No	5		
5	led_TEST	No	2		
6	ledIndustrial_TEST	No	0		
2 8	mcspi_IESI mem_TFST	No	6 6		
9	pmic_TEST	No	õ		
10	qspi_TEST	No	90		
11	uart_IESI	NO	5		
Select t	est number (1 - 11): 11				
rarsing	uart_IESI				
MPU CPU	0 image load completed				
ռաուլուց	uart_IESI				
******	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	*****			
****	UHAI 1680 (**********************************				
Testing	HART print to console at 115 21	baud wa	to		
Press 'y	y' to verify pass: y	s Dauu Pa			
Received	l: y				
Test PAS	SED!				
Finished	$running uart_TEST, result pass$	ed!			
LUIG III					

![](_page_49_Picture_11.jpeg)

![](_page_50_Picture_0.jpeg)

## **Processor SDK RTOS: Customize**

Application Development Using Processor SDK RTOS

![](_page_50_Figure_3.jpeg)

![](_page_50_Picture_4.jpeg)

## **Processor SDK RTOS: Application Customization**

Start with the example template of Image Processing demo

Add ARM or DSP algorithms, processing, tasks code

**Customize and Run** 

Develop and run custom application

![](_page_51_Picture_5.jpeg)

# Example Application Template: Image Processing Demo

- Typical RTOS Application development starts from an existing template.
- CCS provide SYS BIOS application template with typical or minimal configurations.

### **Example application template for training:**

processor\_sdk\_rtos\_am57xx\_2\_xx\_xx\_kdemos\image\_processing

### Steps for building a custom application:

- Include header files for all drivers and OS dependencies
- Configure the BIOS configuration file to link to required driver libraries.
- Creation of task for adding application functionality.
- Porting and optimizing IPC configuration for communication with slave cores.
- Add algorithm for processing.

![](_page_52_Picture_11.jpeg)

**Application Development: Includes and Initialization** 

### Include required header files:

/\* TI CSL Header files \*/ #include <ti/csl/cslr\_device.h>

/\* SD/MMC and FAT FS Header files \*/
#include "MMCSD\_log.h"
#include <ti/fs/fatfs/diskio.h>
#include <ti/fs/fatfs/FATFS.h>
#include <ti/drv/mmcsd/MMCSD.h>

/\* UART COnsole IO header files \*/
#include <ti/drv/uart/UART.h>
#include <ti/drv/uart/UART\_osal.h>
#include <ti/drv/uart/UART stdio.h>

#include <ti/board/board.h>

Add headers for other drivers here.

NOTE: Slide does not include SYSBIOS and XDC-related includes.

### **Board initialization:**

Board\_initCfg boardCfg;

boardCfg = BOARD\_INIT\_PINMUX\_CONFIG |
 BOARD\_INIT\_MODULE\_CLOCK | BOARD\_INIT\_UART\_STDIO;

Board\_init(boardCfg);

## *Create application tasks and custom algorithms here.*

/\* Start BIOS \*/
BIOS\_start();
return (0);

![](_page_53_Picture_14.jpeg)

## **Application Development: Create Tasks to Add Features**

+ SYS/BIOS + Se	Scheduling > Task - Instance Settings     (anced)     Image: Concediment of the system of t					
Module Instance Advan	red		ice setting	5	type filter f	text
voduje instance kovano ▼ Tasks  echo	Add Remove	Required Settings Handle echo Function gpio_test Priority 1			<ul> <li>BIOS</li> <li>Cache</li> <li>Cache</li> <li>Clock</li> <li>DefaL</li> <li>Diags</li> <li>Error</li> <li>Hwi (i</li> </ul>	e (ti.sysbios.hal) e (ti.sysbios.family.arm.a15) ults ; ti.sysbios.family.arm.gic)
		Use the vital flag to pr Use the vital flag to pr Task is vital Stack Control	event system e:	xit until this thread exits	<ul> <li>Hwi (t</li> <li>IntXb</li> <li>Log</li> <li>Logg</li> </ul>	ti.sysbios.hal) var erBuf
		Cteck size	4005		,	ggeru
		SLACK SIZE	4096		🔵 Mema	ory
		Stack memory section	n .bss		🔵 Mmu	
		Stack pointer	null		Progr	am abore
		Stack heap	nul		<ul> <li>Semile</li> </ul>	HostSupport
					😑 Swi	
		<ul> <li>Thread Context</li> </ul>			🔵 SysMi	in
		Argument O	0		<ul> <li>Syste</li> <li>Task</li> </ul>	em
		Argument 1	0		•	New Task
		Environment pointer	null		 ● Te	Stop Using Task
						Help
						Build Configurations

Add function gpio\_test to the application source.

![](_page_54_Picture_3.jpeg)

# Application Development: Modifying Configuration Script

### **IPC libraries:**

```
xdc.useModule('ti.sdo.ipc.Ipc');
xdc.useModule('ti.sdo.ipc.MessageQ');
xdc.useModule('ti.sdo.ipc.SharedRegion');
xdc.useModule('ti.sdo.utils.MultiProc');
yar HeapBufMP = xdc.useModule('ti.sdo.ipc.heaps.HeapBufMP');
```

### Add other IPC modules here.

### OSAL libraries for TI RTOS:

```
/* Load the OSAL package */
yar osType = "tirtos"
yar Osal = xdc.useModule('ti.osal.Settings');
Osal.osType = osType;
```

### Change default SYSBIOS settings here.

### SoC platform and board libraries to link:

```
/* Load the Board package and set the board name */
yar Board = xdc.loadPackage('ti.board');
/* Board.Settings.boardName = "idkAM572x"; */
Board.Settings.boardName = "evmAM572x";
```

### Driver libraries to link:

/\* Load the MMCSD package \*/
var Mmcsd = xdc.loadPackage('ti.drv.mmcsd');
var Fatfs = xdc.loadPackage('ti.fs.fatfs');
var UART = xdc.loadPackage('ti.drv.uart');

Add other drivers to link here.

### Wiki Link: http://processors.wiki.ti.com/index.php/IPC Users Guide/Porting IPC

![](_page_55_Picture_13.jpeg)

# Application Development: Customize And Run

- Driver instance and interrupt configuration
- Memory configuration
- Debugging

![](_page_56_Picture_4.jpeg)

# **Application Development: Customize Driver Instance**

### <Module>\_soc.c binds driver with Default Driver Attributes on the board.

Hardware attributes includes base address, interrupt number, etc. Module behavior can be configured statically ... or dynamically during runtime.

### For Static configuration:

```
/* Number of GPIO ports */
#define CSL GPIO PER CNT
                            8U
/* GPIO Driver hardware attributes */
GPIO v1 HwAttrs GPIO v1 hwAttrs[CSL GPIO PER CNT] = { hwAttrs->linelIntNum = 62;
       CSL MPU GPIO1 REGS,
#ifdef TMS320C6X
       15.
#else
       61,
#endif
       Ο,
       55,
```

### **Dynamic Runtime Configuration**

```
GPIO_v1_HwAttrs *hwAttrs = NULL;
uint32_t portNum = 1;
hwAttrs = (GPIO_v1_HwAttrs *)&GPIO_v1_hwAttrs[(portNum - 1U)];
hwAttrs->linelIntNum = 62;
```

NOTE: The example shown refers to an ARM application.

![](_page_57_Picture_8.jpeg)

# <sup>Define</sup> Application Memory Map

SoC memory requires partitioning to allow all cores to have their own memory space and also to set up shared memory regions for cores.

### Example: Application Memory Map

Memory Segment	Start Address	Length	Comments
OCMC_SBL	0x40300000	112KB	SBL reserved L3
OCMC_0	0x4031C000	400KB	Shared L3 section 1
OCMC_1	0x40400000	1MB	Shared L3 section 2
OCMC_2	0x40500000	1MB	Shared L3 section 3
DDR3_Shared1	0x80000000	50MB	Shared DDR region
DDR3_MPU	0x83200000	50MB	ARM code/data
DDR3_DSP	0x86400000	50MB	DSP code/data
DDR3_M4	0x89600000	50MB	M4 code/data

![](_page_58_Picture_4.jpeg)

# Creating Custom RTSC Platform For BIOS Applications

### Platform Definition in BIOS: \$BIOS\_INSTALL\_DIR\packages\ti\platforms\<PlatformName>

Jevice Decails					
evice Name	DRA7XX				
Device Family	cortexa15				
llock Speed (MHz)	1500.0			Impor	t
)evice Memory	•••••				
Name	Base	Lenath	Space	Access	
OCMC RAM2	0×40400000	0×00100000	code/data	RWX	-
OCMC_RAM1	0x40300000	0x00080000	ode/data	RWX	=
OCMC_RAM3	0×40500000	0×00100000	code/data	RWX	
Z Customize Memo	pry				
Name	Base	Length	Space	Access	
DDR_Shared	0×80000000	0x03200000	code/data	RWX	
DDR_ARM	0x83200000	0×03200000	code/data	RWX	
1emory Sections					
iode Memory: DD	R_ARM 🔻 Data	Memory: DDR_ARM	🔹 🖲 tack Memor	y: DDR_ARM	

Device Name       DRA7XX         Device Family       C6000         Clock Speed (MHz)       600         Device Memory       Import         Name       Base       Length       Space         OCMC_PAMI2       0x404400000       0x00100000       code/data       RWX         OCMC_PAMI2       0x404400000       0x00100000       code/data       RWX         OCMC_PAMI3       0x4031c000       0x00100000       code/data       RWX         OCMC_PAMI3       0x4031c000       0x00100000       code/data       RWX         U2 Castenize Memory       L1D Cache:       32k        L1P Cache:       32k         W Customize Memory       External Memory       External Memory       External Memory       External Memory         Name       Base       Length       Space       Access       DDR_Shared       0x8000000       0x03200000       code/data       External Memory         Name       Base       Length       Space       Access       DDR_Shared       0x8000000       0x03200000       code/data       External Memory         Name       Base       Length       Space       Access       DDR_Shared       0x8000000       0x03200000       code/data       DDR_Shared </th <th>Device Details</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>Device Details</th> <th></th> <th></th> <th></th> <th></th> <th></th>	Device Details						Device Details					
Device Family       6600         Clock Speed (MHz)       600         Device Memory       Import         Name       Base       Length       Space         OCMC_RAM1       0x404400000       0x00100000       code/data       RWX         OCMC_RAM1       0x404300000       0x00100000       code/data       RWX         OCMC_RAM1       0x404300000       0x00100000       code/data       RWX         OCMC_RAM1       0x40310000       0x00100000       code/data       RWX         U2 Cashe:       11058 JM       0x00000000       0x00100000       code/data       RWX         VCUstomize Memory       External Memory       External Memory       External Memory         Name       Base       Length       Space       Access         DDR_Shared       0x8000000       0x03200000       code/data       RWX         DDR_DSP       0x86400000       0x32000000       code/data       RWX	Device Name	DRA7XX					Device Name	DRA7XX				
Clock Speed (MHz) 600       Import         Device Memory	Device Family	c6000				- r	Device Family	cortexm4				
Device Memory         Device Memory           Name         Base         Length         Space         Access           OCMC_RAM1         0x40400000         0x00100000         code/data         RWX         Image: Code/data         RWX         Image: Code/data         Code/code/data         RWX         Image: Code/data         Code/code/data         Code/code/data         Code/code/data         Code/code/data         Code/code/data         Code/code/code/code/code/code/code/data         Code/code/code/code/code/code/code/code/c	Clock Speed (MHz)	600			Impor	t 1	Clock Speed (MHz)	212.8			Impo	rt.
Name       Base       Length       Space       Access       Access         OCMC_RAM1       0x4031c000       0x00100000       code/data       RW/X       RW/X <td>Device Memory</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Device Memory</td> <td></td> <td></td> <td></td> <td></td> <td></td>	Device Memory						Device Memory					
OCMC_RAM2         0x40400000         0x00100000         code/data         RWX         Image: Code/data         Image: Code/data         RWX         Image: Code/data         RWX         Image: Code/data         Image: Code/data         RWX         Image: Code/data         Image: Code	Name	Base	Length	Space	Access		Name	Base	Length	Space	Access	
OCMC_RAM1         0x4031c000         0x00064000         code/data         RWX           OCMC_RAM3         0x40500000         0x00100000         code/data         RWX           L1DSp_aM         0x0000000         0x00100000         code/data         RWX           L2 Cache:         12Bk          L1D Cache:         32k          L1P Cache:         32k            ✓ OLstomize Memory          External Memory           Customize Memory           External Memory          External Memory          External Memory          External Memory          External Memory           External Memory           External Memory           External Memory           External Memory             External Memory <td>OCMC_RAM2</td> <td>0×40400000</td> <td>0×00100000</td> <td>code/data</td> <td>RWX</td> <td>Ξ</td> <td>OCMC_RAM2</td> <td>0x40400000</td> <td>0x00100000</td> <td>code/data</td> <td>RWX</td> <td></td>	OCMC_RAM2	0×40400000	0×00100000	code/data	RWX	Ξ	OCMC_RAM2	0x40400000	0x00100000	code/data	RWX	
OCMC_RAM3         0x40500000         0x00100000         code/data         RWX           L1DSB_AM         0x00500000         0x00100000         data         BW            L2 Cache:         128k         L1D Cache:         32k         L1P Cache:         32k            Customize Memory         External Memory         External Memory         External Memory         External Memory           DDR_Shared         0x80000000         0x03200000         code/data         RWX           DDR_Shared         0x80000000         0x03200000         code/data         RWX           DDR_DSP         0x86400000         0x3200000         code/data         RWX	OCMC_RAM1	0x4031c000	0x00064000	code/data	RWX		OCMC_RAM1	0x4031c000	0x00064000	code/data	RWX	
L1 IDS0 AM       0v00100000       0v00100000       cvv0100000       cvv0100000 </td <td>OCMC_RAM3</td> <td>0×40500000</td> <td>0×00100000</td> <td>code/data</td> <td>RWX</td> <td></td> <td>L2_ROM</td> <td>0x00000000</td> <td>0x00004000</td> <td>code/data</td> <td>RWX</td> <td></td>	OCMC_RAM3	0×40500000	0×00100000	code/data	RWX		L2_ROM	0x00000000	0x00004000	code/data	RWX	
L2 Cache:       128 w       L1D Cache:       32k       ✓         ✓ Customize Memory       ✓       External Memory       External Memory         Name       Base       Length       Space       Access         DDR_Shared       0x8000000       0x3200000       code/data       RWX         DDR_DSP       0x86400000       0x3200000       code/data       RWX		0×00E00000	020000000	data	RW	-	OCMC DAMR	0vd0500000	0v00100000	code/data	DUARY	
✓ Customize Memory       External Memory         Name       Base       Length       Space         DDR_Shared       0::80000000       0::03200000       code/data         RWX       DDR_DSP       0::86400000       0::3200000       code/data	L2 Cache: 128k	▼ L1D (	Cache: 32k	▼ L1P Cache:	32k	<b>-</b>	Customize Mem	ory				
External Memory           Name         Base         Length         Space         Access           DDR_Shared         0x80000000         0x03200000         code/data         RWX           DDR_DSP         0x86400000         0x32000000         code/data         RWX	🔽 Customize Memo	угу					External Memory					
External Memory     External Memory     External Memory       Name     Base     Length     Space     Access       DDR_shared     0x80000000     0x03200000     code/data     RWX       DDR_DSP     0x86400000     0x32000000     code/data     RWX	E traditional Marca						Name	Base	Length	Space	Access	
Name         Base         Length         Space         Access         Concentration         Concentration         Concentration           DDR_Shared         0x80000000         0x032000000         code/data         RWX         DDR_M4         0x89600000         0x03200000         code/data           DDR_DSP         0x86400000         0x32000000         code/data         RWX         R	External Memory						DDR Shared	0v8000000	0×03200000	code/data	RW(X	-
DDR_Shared         0x8000000         0x03200000         code/data         RWX           DDR_DSP         0x86400000         0x32000000         code/data         RWX	Name	Base	Length	Space	Access		DDR_GHARG	0x89600000	0x03200000	code/data	RWX	
DDR_DSP 0x86400000 0x32000000 code/data RWX	DDR_Shared	0x80000000	0x03200000	code/data	RWX		borgh	0/0000000	0/100200000	00.001.0000	11171	
	DDR_DSP	0x86400000	0×32000000	code/data	RWX							
Memory Sections							Memory Sections					
							Code Mamon u DC	0 444 - Data		- Ctool: Momo		-
Memory Sections	Memory Sections				<u></u>		Code memory: LL	ik ma 🔹 Data	memory: [DDR_M4	<ul> <li>Stack metho</li> </ul>	TY: DUR MA	-
Code Memory: DDR_DSP 🔻 Data Memory: DDR_DSP 👻 Stack Memory: DDR_DSP 👻	Code Memory: DDI	R_DSP ▼ Data	Memory: DDR_DSP	<ul> <li>Stack Memo</li> </ul>	ry: DDR_DSP	<b>•</b>						

![](_page_59_Picture_4.jpeg)

# **Debugging SYSBIOS Applications**

- SYSBIOS and IPC generate a highly optimized, minimally debug-able custom SYS/BIOS library that will link to your application.
- Building Debug-able SYSBIOS library in configuration file for your application:

```
var BIOS = xdc.useModule('ti.sysbios.BIOS');
BIOS.libType = BIOS.LibType_Debug; // build custom BIOS library.
BIOS.customCCOpts = BIOS.customCCOpts.replace("-o3", "-o0"); //change optimization level
BIOS.customCCOpts = BIOS.customCCOpts.replace("--opt_for_speed=2", ""); // For ARM only
```

- All PDK prebuilt libraries are built to support single-stepping into drivers and board libraries.
- In addition to single-stepping, <u>ROV tools</u>, <u>RTOS analyzer</u> and <u>System Analyzer</u> tools in CCS can be used to view logs, task execution logs, and benchmark applications.

![](_page_60_Picture_6.jpeg)

# **For More Information**

### **Processor SDK Downloads:**

AM335x AM437x AM572x C667x C665x 66AK2Gx 66AK2Ex 66AK2Hx 66AK2Lx Software Documentation: Processor SDK RTOS Software Developer Guide Hardware Wikis: AM335x EVM AM437x EVM AM572x EVM C6678 EVM C6657 EVM 66AK2Ex EVM 66AK2Gx EVM 66AK2Hx EVM 66AK2Lx EVM **Tools and Utilities:** Clocking Tree Utility DDR Timing & Hardware Leveling **PINMUX Utility** PRU ICSS **TI RTOS Trainings:** 

TI RTOS Workshop Processor SDK RTOS Overview

![](_page_61_Picture_4.jpeg)