

Switching Power Supply Component Selection

7.1c Capacitor Selection – Meeting Ripple Requirements



Output Ripple



- The output capacitor must be designed to fulfill mainly two requirements:
 - To keep the steady-state peak-to-peak output voltage ripple below the maximum allowed value ΔV_{opp}
 - To keep the output voltage waveform within the required regulation window $[V_o \pm \Delta V_{o_{reg}}]$ during the overshoot and undershoot caused by output current transients
- The output capacitor design of a buck converter will be discussed in this presentation



Output Ripple

- Boundary conditions formulated separately for ESR and C of the output capacitor may lead to selection of oversized commercial components.
- Please note that there is a phase shift between the contribute of C and the contribute of ESR.
- In this presentation an approach based on Acceptability Boundary Curves which jointly considers the effect of ESR and C will be shown.







Stray Inductances in Output Ripple Analysis

- Depending on the constant ESR x C, the output voltage waveform can change from quasi-triangular to quasi-sinusoidal.
- The effect of stray inductances can be easily separated from the effect of the principal parameters ESR and C of the capacitor. In fact, stray inductances produce additive stepup and step-down effects on the output voltage, whose amplitude is given by:

$$\Delta V_o(0) = -\Delta V_o(DT_s) \cong (ESL + L_{\rm PCB}) \frac{V_i}{L}$$







Output Voltage Ripple by Chemistry



Inductor Current Ceramic Tantalum Polymer OSCON

Electrolytic

This plot shows a comparison of the output voltage ripple of a buck converter using 4 different capacitor chemistries. All caps = 47uF. Scale = 20mV/div



Stray Inductances in Output Ripple Analysis



 To take in account the effect determined by the equivalent series inductance (ESL) of the output capacitor and by the inductance of the printed circuit board trace L_{PCB} it is sufficient to replace the maximum allowed peak-to-peak output ripple voltage amplitude ΔV_{Opp} with the net effective peak-to-peak ripple voltage ΔV_{Oppeff} allowed to ESR and capacitance C, given by:

$$\Delta V_{\rm oppeff} = \Delta V_{\rm opp} - (ESL + L_{\rm PCB}) \frac{V_i}{L}$$

 If ESL and L_{PCB} are unknown, the previous formula can also be used to determine the maximum allowed ESL compatible with the ESR and capacitance C of a capacitor selected with the algorithm **not including the L_{PCB}**:

$$ESL_{\max} = \frac{L}{V_i} [\Delta V_{\text{opp}} - \Delta V_{\text{oppeff}}]$$



$\left|\frac{\Delta i_{Lpp}}{2} - \frac{\Delta i_{LPP}}{D'T_s}(t - DT_s)\right| \quad t \in \left[DT_s, T_s\right] \text{ OFF TIME}$



Output Ripple Analysis

• Current flowing into the output capacitor is given by :
$$i_{C}(t) = \begin{cases} -\frac{\Delta i_{Lpp}}{2} + \frac{\Delta i_{LPP}}{DT_{s}}t & t \in [0, DT_{s}] \\ \Delta i_{Lpp} - \frac{\Delta i_{LPP}}{DT_{s}}t & t \in [0, DT_{s}] \end{cases}$$

Initial voltage charge

$$v_{o}(t) = \begin{cases}
\text{Initial voltage charge} \\
\text{Contribute} \\
\text{ESR } i_{C} + v_{C}(0) + \frac{1}{C} \cdot \int_{0}^{t} i_{C}(\tau) d\tau \\
\text{ESR } i_{C} + v_{C}(DT_{s}) + \frac{1}{C} \cdot \int_{0}^{t} i_{C}(\tau) d\tau \\
\text{ESR } i_{C} + v_{C}(DT_{s}) + \frac{1}{C} \cdot \int_{0}^{t} i_{C}(\tau) d\tau \\
\text{Initial voltage charge} \\
\text{Init$$

$$v_{C}(0) = V_{o} - \frac{1}{12f_{s}C}\Delta i_{Lpp}(1-2D)$$

$$v_C(DT_s) = v_C(0) + \frac{1}{C} \int_0^{DT_s} i_C(\tau) d\tau$$

7





ON TIME

Output Ripple Analysis

- In order to determine analytical expression of output voltage ripple, maximum and minimum values of output voltage waveform must be computed.
- Instant when **minimum** occurs is given by:

$$t_{\min} = \begin{cases} -C \cdot ESR + \frac{D}{2f_s} & \text{if } C \cdot ESR < \frac{D}{2f_s} \\ 0 & \text{if } C \cdot ESR \ge \frac{D}{2f_s} \end{cases}$$

• Instant when **maximum** occurs is given by:

$$t_{\max} = \begin{cases} -C \cdot ESR + \frac{D'}{2f_s} & \text{if } C \cdot ESR < \frac{D'}{2f_s} \\ \frac{D}{f_s} & \text{if } C \cdot ESR \ge \frac{D'}{2f_s} \end{cases}$$



The analytical output ripple is given by:

$$\Delta V_{Opp} = V_O(t_{max}) - V_O(t_{min})$$



Output Ripple Analysis

Two different **Domain Boundary Curves** (DBC) can be defined as for ٠ **D** < 0.5 and **D** > 0.5

MID ESR

 $ESR < R_{in}$

LOW ESR

Three different Acceptability Boundary Curves (ABC) can be defined for HIGH, MID ٠ and LOW ESR case

<u>D<0.5</u>	<u>D>0.5</u>
$R_{s-} = \frac{D'}{2Cf_s}$	$R_{s+} = \frac{D}{2Cf_s}$
$R_{i-} = \frac{D}{2 C f_s}$	$R_{i+} = \frac{D'}{2 C f_s}$

For D < 0.5:

- ESR ≥ R_{<.} → HIGH ESR
- $R_{i_1} < ESR < R_{s_2} \rightarrow MID ESR$
- ESR $\leq R_{i} \rightarrow$ LOW ESR

Please note that boundaries are duty cycle and switching frequency dependent

<u>D<0.5</u>		
	ΔV_{opp}	ESR
$ESR > R_{s-}$ HIGH ESR	$ESR\Delta i_{Lpp}$	$ESR_{H} = \frac{\Delta V_{o pp}}{\Delta i_{L pp}} = R_{pp}$
$R_{i-} < ESR < R_{s-}$ MID ESR	$\frac{\Delta i_{Lpp} (D' + 2ESR f_s C)^2}{8 f_s C D'}$	$ESR_{M} = -\frac{1}{2f_{s}C}D' + \frac{1}{f_{s}C}\sqrt{2R_{pp}f_{s}CD'}$
<i>ESR</i> < <i>R</i> _{<i>i</i>-} LOW ESR	$\frac{\Delta i_{Lpp} \left(DD' + 4ESR^2 f_s^2 C^2 \right)}{8f_s C DD'}$	$ESR_L = \frac{1}{2f_sC}\sqrt{D(8R_{pp}f_sC-1)D'}$
<u>D>0.5</u>		
	ΔV_{opp}	ESR
ESR > R _{s+} HIGH ESR	$ESR\Delta i_{Lpp}$	$ESR_{H} = \frac{\Delta V_{opp}}{\Delta i_{Lpp}} = R_{pp}$
$R_{s+} < ESR < R_{i+}$	$\frac{\Delta i_{Lpp} (D + 2ESR f_s C)^2}{8 f_s C D}$	$ESR_{M} = -\frac{1}{2f_{s}C}D + \frac{1}{f_{s}C}\sqrt{2R_{pp}f_{s}CD}$

 $8 f_{a} C D$

 $\Delta i_{Lpp} \left(DD' + 4ESR^2 f_s^2 C^2 \right)$

 $8 f_s C D D'$



 $ESR_L = \frac{1}{2 f C} \sqrt{D(8R_{pp} f_s C - 1)D'}$



9

Output Ripple Analysis



- The following figure shows Domain Boundary Curves (DBC) and the Acceptability Boundary Curves (ABC) in ESR-C plane for D = 33%, Δi_{Lpp} = 0.8A, ΔV_{opp_eff} = 55mV, f_s = 500kHz. In applications where D > 0.5 the DBC are inverted.
- ABCs allow to quickly figure out real feasible capacitors representing possible design solutions when load transient constraints are not needed. A real capacitor whose values of ESR and C correspond to a point located below ABCs (green area) is suitable to meet ripple constraints requirements.



Output Ripple Analysis: Simplified Formula

 A simplified equation can be derived by calculating the fundamental component of the output ripple voltage as:







Thank you!

