



U13A

# AM335x

### 15mm x 15mm Package

[XDMA_EVENT_INTR0//TIMER4/CLKOUT1/SPI1_CS1/PR1_PRU1_PRU_R31_16/EMU2/GPIO0_19]	XDMA_EVENT_INTR0
[XDMA_EVENT_INTR1//TCLKIN/CLKOUT2/TIMER7/PR1_PRU0_PRU_R31_16/EMU3/GPIO0_20]	XDMA_EVENT_INTR1


```
[GPMC_CLK/LCD_MEMORY_CLK/GPMC_WAIT1/MMC2_CLK/PR1_MII1_CRS/PR1_MDIO_MDCCLK/MCASP0_FSR/GPIO2_1] GPMC_CLK
[GPMC_CS00/////GPIO1_29] GPMC_CS0n
1_CLK/PR1_EDIO_DATA_IN6/PR1_EDIO_DATA_OUT6/PR1_PRU1_PRU_R30_12/PR1_PRU1_PRU_R31_12/GPIO1_30] GPMC_CS1n
1_CMD/PR1_EDIO_DATA_IN7/PR1_EDIO_DATA_OUT7/PR1_PRU1_PRU_R30_13/PR1_PRU1_PRU_R31_13/GPIO1_31] GPMC_CS2n
[GPMC_CS3n///MMC2_CMD/PR1_MII0_CRS/PR1_MDIO_DATA/EMU4_GPIO2_0] GPMC_CS3n
[GPMC_WEN//TIMER6/////GPIO2_4] GPMC_WEn
[GPMC_OEN_REN//TIMER6/////GPIO2_4] GPMC_OEn_REn
[GPMC_ADVN_ALE//TIMER4/////GPIO2_2] GPMC_ADVn_ALE
[GPMC_BE0N_CLE//TIMER5/////GPIO2_5] GPMC_BE0N_CLE
[GPMC_BE1N/GMII2_COL/GPMC_CS6/MMC2_DAT3/GPMC_DIR/PR1_MII1_RXLCLK/MCASP0_ACLKR/GPIO1_28] GPMC_BE1n
[GPMC_WAIT0/GMII2_CRS/GPMC_CS4A/RMII2_CRS_DV/MMC1_SDxCD/PR1_MII1_COL/UART4_RXD/GPIO0_30] GPMC_WAIT0n
[GPMC_WPN/GMII2_RXERR/GPMC_CS5/RMII2_RXERR/MMC2_SDxCD/PR1_MII1_TXEN/UART4_TXD/GPIO0_31] GPMC_WPn
```

```

[GPMC_AD0/MMC1_DAT0/////GPIO1_0] GPMC_AD0
[GPMC_AD1/MMC1_DAT1/////GPIO1_1] GPMC_AD1
[GPMC_AD2/MMC1_DAT2/////GPIO1_2] GPMC_AD2
[GPMC_AD3/MMC1_DAT3/////GPIO1_3] GPMC_AD3
[GPMC_AD4/MMC1_DAT4/////GPIO1_4] GPMC_AD4
[GPMC_AD5/MMC1_DAT5/////GPIO1_5] GPMC_AD5
[GPMC_AD6/MMC1_DAT6/////GPIO1_6] GPMC_AD6
[GPMC_AD7/MMC1_DAT7/////GPIO1_7] GPMC_AD7
[GPMC_AD8/LCD_DATA23/MMC1_DAT0/MMC2_DAT4/EHRPWM2A/PR1_MII_MT0_CLK/GPIO0_22] GPMC_AD8
[GPMC_AD9/LCD_DATA22/MMC1_DAT1/MMC2_DAT5/EHRPWM2B/PR1_MII0_COLK/GPIO0_23] GPMC_AD9
[GPMC_AD10/LCD_DATA21/MMC1_DAT2/MMC2_DAT6/EHRPWM2_TRIPZONE_INPUT/PR1_MII0_TXEN/GPIO0_26] GPMC_AD10
[GPMC_AD11/LCD_DATA20/MMC1_DAT3/MMC2_DAT7/EHRPWM2_SYNCNO/PR1_MII0_TXD3/GPIO0_27] GPMC_AD11
[GPMC_AD12/LCD_DATA19/MMC1_DAT4/MMC2_DAT0/EQEP2A_IN/PR1_MII0_TXD2/PR1_PRU0_PRU_R30_14/GPIO1_12] GPMC_AD12
[GPMC_AD13/LCD_DATA18/MMC1_DAT5/MMC2_DAT1/EQEP2B_IN/PR1_MII0_TXD1/PR1_PRU0_PRU_R30_15/GPIO1_13] GPMC_AD13
[GPMC_AD14/LCD_DATA17/MMC1_DAT6/MMC2_DAT2/EQEP2_INDEX/PR1_MII0_TXD0/PR1_PRU0_PRU_R31_14/GPIO1_14] GPMC_AD14
[GPMC_AD15/LCD_DATA16/MMC1_DAT7/MMC2_DAT3/EQEP2_STROBE/PR1_ECAP0_ECAP_CAPIN_APWM_O/PR1_PRU0_PRU_R31_15/GPIO1_15] GPMC_AD15

```

## Clockout Measurement Testpoints



AM335X\_15x15

SCKT1

AM335x  
15x15  
Socket

AM335X 15x15 Socket


SPECTRUM DIGITAL INCORPORATED

Title:	TIDEP0059	AM335X DATA CONCENTRATOR
--------	-----------	--------------------------



Page Contents: AM335X GPMC

Size:B	DWG NO 516882-0001	Revision: B
--------	--------------------	----------------


Date: Friday, June 21, 2013	Sheet 2 of 51
-----------------------------	---------------




AM335X\_15x15




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X SD/MCASP INTERFACE			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013	Sheet 3 of	51



AM335X\_15x15



LEDS



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X LCD INTERFACE			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 4 of	51

# AM335X

## 15mm x 15mm Package

[SPI0_SCLK/UART2_RXD/I2C2_SDA/EHRPWM0A/PR1_UART0_CTS_N/PR1_EDIO_SOF/EMU2/GPIO0_2]	SPI0_SCLK
[SPI0_D0/UART2_TXD/I2C2_SCL/EHRPWM0B/PR1_UART0_RTS_N/PR1_EDIO_LATCH_IN/EMU3/GPIO0_3]	SPI0_D0
[SPI0_D1/MMC1_SDWP/I2C1_SDA/EHRPWM0_TRIPZONE_INPUT/PR1_UART0_RXD/PR1_EDIO_DATA_IN0/PR1_EDIO_DATA_OUT0/GPIO0_4]	SPI0_D1
[SPI0_CS0/MMC2_SDWP/I2C1_SCL/EHRPWM0_SYNCI/PR1_UART0_TXD/PR1_EDIO_DATA_IN1/PR1_EDIO_DATA_OUT1/GPIO0_5]	SPI0_CS0
[SPI0_CS1/UART3_RXD/ECAP1_IN_PWM1_OUT/MMC0_POW/XDMA_EVENT_INTR2/MMC0_SD_CD/EMU4/GPIO0_6]	SPI0_CS1


[UART0_TXD/SPI1_CS1/DCAN0_RX/I2C2_SCL/ECAP1_IN_PWM1_OUT/PR1_PRU1_PRU_R30_15/PR1_PRU1_PRU_R31_15/GPIO1_11]	UART0_TXD
[UART0_RXD/SPI1_CS0/DCAN0_TX/I2C2_SDA/ECAP2_IN_PWM2_OUT/PR1_PRU1_PRU_R30_14/PR1_PRU1_PRU_R31_14/GPIO1_10]	UART0_RXD
[UART0_CTSN/UART4_RXD/DCAN1_TX/I2C1_SDA/SPI1_D0/TIMER7/PR1_EDC_SYNC0_OUT/GPIO1_8]	UART0_CTSn
[UART0_RTSN/UART4_TXD/DCAN1_RX/I2C1_SCL/SPI1_D1/SPI1_TIMER0/PR1_EDC_SYNC1_OUT/GPIO1_9]	UART0_RTSn

```
[UART1_TXD/MMC2_SDWP/DCAN1_RX/I2C1_SCL//PR1_UART0_TXD/PR1_PRU0_PRU_R31_16/GPIO0_15]  UART1_TXD
[UART1_RXD/MMC1_SDWP/DCAN1_TX/I2C1_SDA//PR1_UART0_RXD/PR1_PRU1_PRU_R31_16/GPIO0_14]  UART1_RXD
[UART1_CTSN/TIMER6/DCAN0_TX/I2C2_SDA/SP1_CS0/PR1_UART0_CTS_N/PR1_EDC_LATCH0_IN/GPIO0_12]  UART1_CTSN
[UART1_RTSN/TIMER5/DCAN0_RX/I2C2_SCL/SP1_CS1/PR1_UART0_RTS_N/PR1_EDC_LATCH0_IN/GPIO0_13]  UART1_RTSN
```

```
[I2C0_SCL/TIMER7/UART2_RTSN/ECAP1_IN_PWM1_OUT////GPIO3_6] I2C0_SCL
[I2C0_SDA/TIMER4/UART2_CTSN/ECAP2_IN_PWM2_OUT////GPIO3_5] I2C0_SDA
```

[ECAP0\_IN\_PWM0\_OUT/UART3\_TXD/SPI1\_CS1/PR1\_ECAP0\_ECAP\_CAPIN\_APWM\_O/SPI1\_SCLK/MMC0\_SDWP/XDMA\_EVENT\_INTR2/GPIO0\_7] ECAP0\_IN\_PWM0\_OUT

AM335X\_15x15




Pin	Signal	Direction	Notes
A17	AM335X_SPI0_SCLCK	Input	23
B17	AM335X_SPI0_D0	Input	23
B16	AM335X_SPI0_D1	Input	23
A16	AM335X_SPI0_CS0	Input	23
C15	ECAP1_IN_PWM1_OUT	Input	28
E16	AM335X_UART0_TXD	Output	27
E15	AM335X_UART0_RXD	Output	27
E18	AM335X_UART4_RXD	Output	27,31
E17	AM335X_UART4_TXD	Output	27,31

Pin	Signal	Function	Pin	Signal	Function
D15				AM335X_UART1_TXD	6
D16				AM335X_UART1_RXD	6
D18				SEL_UART1_2	6
D17				RESET_CcN	40,41
C16	AM335X_I2C0_SCL			AM335X_I2C0_SCL	18,43
C17	AM335X_I2C0_SDA			AM335X_I2C0_SDA	18,43


C18  ESAM\_CLK 33

SPECTRUM DIGITAL INCORPORATED		
Title: TIDEP0059 AM335X DATA CONCENTRATOR		
Page Contents: AM335X SERIAL I/O INTERFACES		
Size:B	DWG NO 516882-0001	Revision: B
Date: Friday, June 21, 2013	Sheet 5 of 51	



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: UART 1,2 MUXING			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 6 of	51







AM335X\_15x15


SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X ETHERNET INTERFACES			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 8 of 51






SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059    AM335X DATA CONCENTRATOR			
Page Contents:    SPI 1 MUXING			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 9 of	51









VDDA\_ADC

VDDA\_ADC




VDDA\_ADC

42

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X ADC INTERFACE			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 12 of	51




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X I/O POWER			
Size:B	DWG NO 516882-0001		Revision: B
Date:	Friday, June 21, 2013	Sheet 13 of	51



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X CORE POWER			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 14 of 51








SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X LDO'S			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 16 of	51









SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X I2C PERIPHERALS			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 18 of	51

Boot Configuration



SYSBOOT[15:14] - can be fixed to 01b (24MHz)

SYSBOOT[13:12] - can be fixed to 00b (must be set to 00b per documentation)

SYSBOOT[11:10] - can be fixed to 00b (don't support XIP boot on this board and for NAND boot these pins must be set to 00b)

SYSBOOT[9] - keep configurable (controls use of ECC in ROM)

SYSBOOT[8] - can be fixed to 0b (8-bit NAND)


SYSBOOT[7:6] - SYSBOOT[7:6] can be fixed since we only support RGMII)

SYSBOOT[5] - fix to 0 (want CLKOUT1 disabled to avoid conflict with JTAG)


SYSBOOT[4:0] - keep configurable

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X BOOT SWITCHES			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 19 of	51

User LED's




User Reset Switches




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AM335X LEDS, USER SWITCHES			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 20 of	51

JTAG Connector




3V3\_EVM  
3V3\_EVM  
3V3\_EVM  
5,6,9,11,18,19,23,25,26,27,28,29,30,31,32,33,37,38,40,41,42

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: JTAG CONNECTOR			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 21 of	51





DDR2 SDRAM




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: DDR2 MEMORY			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 22 of 51

NAND Memory



3V3\_EVM 3V3\_EVM 5,6,9,11,18,19,21,25,26,27,28,29,30,31,32,33,37,38,40,41,42


SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: NAND/SPI FLASH			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 23 of	51




Note Board Markings required  
HAZZARD MARKING  
CURRENT AND VOLTAGE  
MARKINGS


SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: PLC SOM INTERFACE			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Monday, June 24, 2013		Sheet 24 of 51










SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: PLC SOM			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013	Sheet 26 of	51



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: UART0			
Size: B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013		Sheet 27 of 51




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: IR INTERFACE			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013		Sheet 28 of 51




SPECTRUM DIGITAL INCORPORATED			
Title: TIDE P0059 AM335X DATA CONCENTRATOR			
Page Contents: RS-485 INTERFACES			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 29 of 51






SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: UART4 GPRS HEADER			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 31 of	51


SD/MMC Connector




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: SD CARD INTERFACE			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 32 of 51










SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: ESAM POWER			
Size:B	DWG NO 516882-0001		Revision: B
Date:	Wednesday, June 26, 2013	Sheet 34 of	51















NOTE: DIMENSIONS AND LOCATIONS OF THESE CONNECTORS MUST MEET SPECIFICATION FOR INTERFACE MODULES  
REFERENCE CC2530-EVM-UG




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: CC CARD INTERFACE1			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 40 of	51




NOTE: DIMENSIONS AND LOCATIONS OF THESE CONNECTORS MUST MEET SPECIFICATION FOR INTERFACE MODULES REFERENCE




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: CC CARD INTERFACE2			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 41 of	51




SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: Power Monitor			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 42 of 51






SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: 3V3 POWER			
Size: B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 44 of 51



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: RTC POWER RESET			
Size:B	DWG NO 516882-0001		Revision: B
Date:	Friday, June 21, 2013	Sheet 45 of	51




$$R_{TOP} = R_{BOTTOM} \left( \frac{V_{OUT}}{1.229} - 1 \right)$$
$$R_{TOP} = 10K \left( \frac{15V}{1.229} - 1 \right)$$
$$R_{TOP} = 10K \left( 12.2 - 1 \right)$$
$$R_{TOP} = 10K \left( 11.2 \right)$$

12V\_EVM  
12V\_EVM 47,49

15V\_EVM  
15V\_EVM 26

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: 12V TO 15V BOOST			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 46 of	51




5V\_EVM  
5V\_EVM ◇ 5V\_EVM 20,26,28,29,34,35,36,43,44,45

12V\_EVM  
12V\_EVM ◇ 12V\_EVM 46,49

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: 12V TO 15V BUCK			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013	Sheet 47 of	51






100 MILLIMETER BY 60 MILLIMETER RESERVE



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: AC TO DC CONVERTOR			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013	Sheet 48 of	51



Main Power Input



SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059 AM335X DATA CONCENTRATOR			
Page Contents: POWER INPUT			
Size:B	DWG NO	516882-0001	Revision: C
Date:	Friday, June 21, 2013	Sheet 49 of	51

GENERAL  
USE 4 MIL LINES AND 4 MIL SPACE  
  
USE 20-10 VIA OR 18-8 VIA  
  
IMPEDANCE CONTROLLED 50 OHMS AT 4 MIL

USB0  
DIFFERENTIAL PAIR DP/DM 90 OHMS  
SET PHASE TO 0  
ROUTE PAIR WITH 3X CLEARANCE TO NEXT CLOSEST SIGNAL

USB1  
DIFFERENTIAL PAIR DP/DM 90 OHMS  
SET PHASE TO 0  
ROUTE PAIR WITH 3X CLEARANCE TO NEXT CLOSEST SIGNAL

DDR  
  
USE TIMING MODEL  
  
TURN ON Z VIA  
  
SET ADDRESS AND CONTROL TO 20 PICOSECONDS  
  
SET DATA TO 20 PICOSECONDS  
  
CONTROL HAS DIFFERENTIAL PAIR ON CLOCKS  
  
DATA HAS 2 DIFFERENTIAL PAIRS FOR DATA STROBES

ETHERNET PORT 0  
  
MAC TO PHY INTERFACE HAS 2 GROUPS WITH CONSTRAINTS, TX GROUP AND RX GROUP      100 MIL TRACE MATCHING  
  
4 SETS OF DIFF PAIRS FROM PHY TO ETHERNET JACK 100 OHM

ETHERNET PORT 1  
  
MAC TO PHY INTERFACE HAS 2 GROUPS WITH CONSTRAINTS, TX GROUP AND RX GROUP      100 MIL TRACE MATCHING  
  
4 SETS OF DIFF PAIRS FROM PHY TO ETHERNET JACK 100 OHM

SPECTRUM DIGITAL INCORPORATED			
Title: TIDEP0059AM335X DATA CONCENTRATOR			
Page Contents: REVISION HISTORY			
Size:B	DWG NO	516882-0001	Revision: B
Date:	Friday, June 21, 2013		Sheet 50 of 51



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.