设计指南：**TIDA-01028**
适用于高速示波器和宽带数字转换器的 **12.8GSPS** 模拟前端参考设计

### 说明

此参考设计提供了一个用于实现 **12.8GSPS** 采样率的交错射频采样模数转换器 (ADC) 的实用示例。这可通过对其两个射频采样 ADC 进行时序交错来实现。交错需要在 ADC 之间进行相移，此参考设计通过 ADC12DJ3200 的无噪声孔径延迟调节 (tAD 调节) 功能来实现相移。此功能还可用于最大程度地减少交错 ADC 的典型失配问题；最大程度地提升 SNR、ENOB 和 SFDR 性能。

此参考设计还采用了支持 JESD204B 的低相位噪声时钟树，该时钟通过 LMX2594 宽带 PLL、LMK04828 合成器以及抖动清除器来实现。

节 3.4.3 中的测试结果显示，在输入带宽为 2.0GHz 且未去除交错杂散的情况下，8.0 位、12.8GSPS、高速示波器有望得到 7.5 位 ENOB 的结果。应用的需要。

### 资源

- **TIDA-01028**
- **ADC12DJ3200**
- **LMK04828**、**LMX2594**
- **LMH6401**、**LMH5401**
- **TPS259261**
- **TIDA-01027**
- **ADC12DJ3200EVM**
- **TSW14J57EVM**

### 特性

- 采用时序交错 12 位射频采样 ADC，采样率高达 **12.8GSPS**
- 高达 6GHz 带宽的模拟前端支持
- 出色的采样时钟相位调整 (19fs 分辨率)
- 多个 ADC 的相位同步
- 输入电压为 12V 时，配套电源参考设计的效率高于 85%
- JESD204B 支持 8 个、16 个或 32 个 JESD 通道，每通道的数据速率高达 **12.8Gbps**
- 包含与 TI 的 TSW14J57EVM 采集卡兼容的 FMC+ 连接器

### 应用

- 高性能示波器 (DSO)
- 高速数字转换器 (DAQ)

有问题？请访问 E2E™ 支持论坛
1 System Description

图1和图2显示了高性能DSO和高速宽带DAQ的子系统方框图。模拟前端（AFE）和系统时钟架构相似，适用于这两个应用，并且这两者之间可以看到一些相似性。

图1. 高性能DSO AFE子系统

High-performance multichannel digital storage oscilloscopes require a signal chain with a wideband AFE, high dynamic range (SFDR), high SNR, and low channel-to-channel skew. Most high-speed oscilloscopes use 8-bit vertical resolution for waveform visualization but technological development demands new generation scopes at 12- to 16-bit resolutions. The analog bandwidth in the order of the 200-MHz to 5-GHz range requires a sampling rate from 5 to hundreds of GSPS.

Typically, oscilloscopes have embedded wide displays and advanced triggering with the probing capability necessary for debugging and development for high-speed digital testing, high-speed serial protocols, and radar and wideband communication systems.
In contrast with digital oscilloscopes, high-speed wideband digitizers require a higher resolution and a wide dynamic range. Typically, these systems have a minimum level of front-end attenuation and their maximum input ranges are limited. The data captured is transferred to a controller via a high-speed, multi-lane PCIe bus or a high-speed SERDES interface. After post processing, results are displayed in the frequency domain. Most of the analysis is done in application software and displayed at the controller so there is no need for an embedded display which is used in an oscilloscope. The digitizer is a good choice for ATE applications and high-density multi-channel systems.

The addition of advanced triggering and user programmability enables the digitizer to be used as a wideband oscilloscope and vice versa.

The ADC is the main component limiting the performance of the system. Single ADC cores with higher sample rates and wider bandwidths require large investments. However, time interleaving multiple ADCs help achieve a higher sample rate with lower cost. Precise multi-channel clock-phase alignment capability and ADC channel characteristic matching is required to reduce interleaving errors and achieve the required system ENOB.

This TI design helps to address onboard time interleaving ADC design challenges and demonstrates how to minimize timing errors to achieve system SNR, SFDR, and ENOB performance.
### 1.1 Key System Specifications

表 1 lists the key system level specifications for the TIDA-01028 board.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
<th>DETAILS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input channels</td>
<td>2 channels (On-chip interleaving)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 channel (Onboard interleaving)</td>
<td></td>
</tr>
<tr>
<td>Input type</td>
<td>Single ended</td>
<td></td>
</tr>
<tr>
<td>Input impedance</td>
<td>50 Ω</td>
<td></td>
</tr>
<tr>
<td>Input analog bandwidth</td>
<td>Transformer input</td>
<td></td>
</tr>
<tr>
<td>(~3 dB)</td>
<td>6 GHz</td>
<td></td>
</tr>
<tr>
<td>Maximum sample rate</td>
<td>6.4 GSPS – 2 channels</td>
<td>3.4.3</td>
</tr>
<tr>
<td></td>
<td>12.8 GSPS – 1 channel</td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td>12 bit</td>
<td></td>
</tr>
<tr>
<td>System performance</td>
<td>SNR</td>
<td></td>
</tr>
<tr>
<td>(-1 dB full scale) FS = 12.8 GHz</td>
<td>54.9 dB at 797 MHz</td>
<td>8.8 bits at 797 MHz</td>
</tr>
<tr>
<td></td>
<td>SFDR</td>
<td></td>
</tr>
<tr>
<td></td>
<td>68.8 dB at 797 MHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>65.0 dB at 997 MHz</td>
<td>8.7 bits at 997 MHz</td>
</tr>
<tr>
<td></td>
<td>ENOB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>63.5 dB at 997 MHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>67.6 dB at 1497 MHz</td>
<td>8.7 bits at 1497 MHz</td>
</tr>
<tr>
<td>Connectors</td>
<td>560 pin FMC+ interface connector support TSW14J57 high-speed capture card</td>
<td>6</td>
</tr>
<tr>
<td>Power</td>
<td>12 V DC, 4 A</td>
<td></td>
</tr>
<tr>
<td>Form factor (L × W)</td>
<td>295 mm x 176 mm</td>
<td></td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

图 3 shows the system-level block diagram of the TIDA-01028 design, which was developed using the hardware from the Flexible 3.2 GSPS Multi-Channel AFE Reference Design for DSOs, RADAR, and 5G Wireless Test Systems (TIDA-01022) along with the Power Reference Design Maximizing Signal Chain ENOB in Very High Speed DAQ systems (TIDA-01027).

图 3. TIDA-01028 System Block Diagram

2.2 System Design Theory

In both high-speed oscilloscopes and digitizers, the total system performance is determined by the core ADC, jitter introduced by the clocking solution, and the analog front end signal chain, typically containing input attenuators, amplifiers, and filter blocks. To maximize system ENOB, the error sources from these companion devices must be minimized. These error sources and their impact are analyzed in the following sections.
### 2.2.1 Noise Sources and Coupling Path

Given an ideal data converter, the maximum SNR is determined by the quantization noise of the ADC as represented by \( SNR_{QUANT} = 6.02 \times B + 1.76 \) (dB) \( (1) \).

**图 4. ADC Noise Sources**

**图 5. Spur due to Power-Supply Noise Coupling**

图 4, illustrates the typical noise sources degrading converter performance are thermal noise, converter aperture jitter, clocking jitter, and the quantization noise of the converter itself. Furthermore, power supply noise can be directly coupled or mixed with the input signal as 图 5 shows.

Total SNR is calculated with the sum of the individual noise sources:

\[
SNR_{\text{total}} = 10 \log \left( \frac{\text{SNR}_{\text{QUANT}}}{10} + \frac{\text{SNR}_{\text{JITTER}}}{10} + \frac{\text{SNR}_{\text{THERM}}}{10} \right)
\]

where

- \( \text{SNR}_{\text{QUANT}} \) = SNR due to quantization
- \( \text{SNR}_{\text{JITTER}} \) = SNR due to clock and aperture jitter
- \( \text{SNR}_{\text{THERM}} \) = SNR due to thermal and transistor noise \( (2) \).

图 6 shows SNR impact due to clock jitter (external clock jitter + internal ADC aperture jitter) which is calculated based on 公式 3:

\[
SNR_{\text{JITTER}}[\text{dB}] = -20 \log(2\pi \times F_{\text{IN}} \times T_{\text{JITTER}})
\]

图 6. SNR Impact of Clock Jitter

**图 7. Resultant SNR due to Jitter and Thermal Noise**

图 7 shows the resultant SNR plot due to clock jitter and thermal noise source calculated in 公式 2, SNR degrades due to noise source with increasing input signal frequency.
Also the front end noise, harmonic distortion, and interleaving distortion further reduce the effectiveness of system performance.

### 2.2.2 Interleave Design Challenges

To achieve higher sample rates, multiple ADCs are time interleaved into a single or composite ADC. Each ADC is sampled at the same time period with equally-spaced time intervals and then the captured data is formatted to achieve higher sample rates. To achieve accurate sampling, the individual ADCs offset, gain, and phase between ADCs should be exactly matched. However, in practical terms this is not possible and mismatch must be managed and minimized, otherwise system performance is degraded by the introduction of interleaving spurs.

![2× ADC Interleaved Non-Ideal ADC Diagram](image)

**图 8. 2× ADC Interleaved Non-Ideal ADC**

**图 8** shows a two-ADC interleaved system with typical error sources like offset error, gain error, and time mismatch error between two ADCs which generate predictable spurs in the spectrum of the system.

### 2.2.3 Offset, Gain, Time Mismatch

Offset mismatch between the input buffer of the ADC, signal chain components like input amplifiers and attenuators create spurs at the DC, Fs/4, and Fs/2 location in the spectrum.

Gain mismatch between the ADC input buffer and input signal chain will create spurs at ±Fin, + Fs/4, and –Fin +Fs/2.

Similar to gain mismatch, time mismatch will also create spurs at ±Fin + Fs/4, and –Fin +Fs/2.

![Spectrum due to Offset Error](image)

**图 9. Spectrum due to Offset Error**

![Spectrum due to Gain Error](image)

**图 10. Spectrum due to Gain Error**


\[ ENOB = \left( \frac{SNR - 1.76}{6.02} \right) \]  
\[ SNR = \frac{3}{2\pi \Delta t^2 f_{\text{sig}}} \]  

2.3 Circuit Design

2.3.1 Analog Input Front End

图 14 shows the analog front end circuit of the TIDA-01022. A flexible analog input allows validation of the system performance with two different input paths; each input can accept the signal from either the transformer or the amplifier chain, based on hardware jumper selection. All channels are well matched in terms of path delay, clock routing, and so forth.
The transformer inputs are designed with Marki™ Microwave Balun BAL-0006SMG parts, which support an input signal of 500 kHz to 6 GHz. The amplifier input path supports frequencies from DC to approximately 1.5 GHz. Detailed circuit information is found in Flexible 3.2-GSPPS Multichannel AFE Reference Design DSOs, RADAR, and 5G Wireless Test Systems, the TIDA-01022 design guide.

2.3.2 High-Speed Multi-Channel Clocking With Programmable Clock Phase

The TIDA-01022 hardware has a flexible clocking platform which helps designers validate system performance with various clocking source options. The default onboard clocking solution uses the LMX2594 clock synthesizer which has excellent phase noise at high frequency. A clock distribution chip, the LMK04828 device, is used to provide the reference signal to LMX2594, FPGA DCLK, FPGA_CORECLK, and FPGA_SYSREF.

2.3.2.1 Interleave Clock Requirement

图 15 shows the clock architecture of the TIDA-01022 design and the timing relation that can be used to interleave the onboard ADCs (ADC12DJ3200).
图 15. TIDA-01028 Interleave Clock Architecture

The ADC_SYSREF, FPGA_CORECLK, FPGA_REFCLK, and FPGA_SYSREF to be calculated based the ADC device clock (ADC_DEVCLK) requirement and SERDES lanes used for capture.

To achieve a 12.8-GSPS sample rate, the following clocks were generated by the onboard clocking solution provided in this design.

ADC_DEVCLK = 3.2 GHz; to operate ADC in 6.4 GSPS single-channel mode
ADC_SYSREF = 40 MHz
FPGA_CORECLK = 320 MHz
FPGA_REFCLK = 320 MHz
FPGA_SYSREF = 40 MHz
SERDES lane rate = 8

Both the LMX2594-A and LMX2594-B devices are configured to generate 3.2 GHz at RFOutA for DEVCLK and 40 MHz at RFOutB for SYSREF from the 40-MHz reference at the OSCin input which is connected to the OSCout of the LMK04828 device via the LMK00304 clock buffer.

The LMK04828 device is used to provide the required FPGA clocks. 表2, 表3, and 表4, show the signal definitions and clock output frequency.

### 表2. LMK04828 Clock Definition for TIDA-01028

<table>
<thead>
<tr>
<th>Slno</th>
<th>LMK04828 SIGNALS</th>
<th>FREQUENCY OUTPUT</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>OSCout p/n</td>
<td>40 MHz</td>
<td>Connected to LMX2594 reference input for generation ADC DEVCLK and SYSREF</td>
</tr>
<tr>
<td>2</td>
<td>DCLKOUT0 p/n</td>
<td>-</td>
<td>Not used</td>
</tr>
<tr>
<td>3</td>
<td>SDCLKOUT1 p/n</td>
<td>-</td>
<td>Not used, LMX SYSREF or LMX SYSREFREQ</td>
</tr>
<tr>
<td>4</td>
<td>DCLKOUT2 p/n</td>
<td>-</td>
<td>Not used</td>
</tr>
<tr>
<td>5</td>
<td>SDCLKOUT3 p/n</td>
<td>-</td>
<td>Not used, LMX SYSREF or LMX SYSREFREQ</td>
</tr>
<tr>
<td>6</td>
<td>DCLKOUT4 p/n</td>
<td>320 MHz</td>
<td>FPGA_REF CLK, connected slave to capture FPGA</td>
</tr>
<tr>
<td>7</td>
<td>SDCLKOUT5 p/n</td>
<td>-</td>
<td>SYNC signal to LMX2594-B</td>
</tr>
<tr>
<td>8</td>
<td>DCLKOUT6 p/n</td>
<td>320 MHz</td>
<td>FPGA_CORE CLK, connected slave to capture FPGA</td>
</tr>
<tr>
<td>9</td>
<td>SDCLKOUT7 p/n</td>
<td>40 MHz</td>
<td>FPGA_SYSREF, connected slave to capture FPGA</td>
</tr>
<tr>
<td>10</td>
<td>DCLKOUT8 p/n</td>
<td>320 MHz</td>
<td>FPGA_CORE CLK, connected master to capture FPGA</td>
</tr>
<tr>
<td>11</td>
<td>SDCLKOUT9 p/n</td>
<td>40 MHz</td>
<td>FPGA_SYSREF, connected master to capture FPGA</td>
</tr>
<tr>
<td>12</td>
<td>DCLKOUT10 p/n</td>
<td>320 MHz</td>
<td>FPGA_REF CLK, connected master to capture FPGA</td>
</tr>
<tr>
<td>13</td>
<td>SDCLKOUT11 p/n</td>
<td>-</td>
<td>SYNC signal to LMX2594-A</td>
</tr>
<tr>
<td>14</td>
<td>DCLKOUT12 p/n</td>
<td>-</td>
<td>Not used</td>
</tr>
<tr>
<td>15</td>
<td>SDCLKOUT13 p/n</td>
<td>-</td>
<td>Not used</td>
</tr>
</tbody>
</table>

### 表3. LMX2594-A Clock Definition for TIDA-01028

<table>
<thead>
<tr>
<th>Slno</th>
<th>LMX2594-A</th>
<th>FREQUENCY OUTPUT</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>OSCin p/n</td>
<td>40 MHz</td>
<td>Connected to OSCout p/n of LMK04828</td>
</tr>
<tr>
<td>2</td>
<td>RFOutA p/n</td>
<td>3200 MHz</td>
<td>Connected to ADC-1 device clock input</td>
</tr>
<tr>
<td>3</td>
<td>RFOutB p/n</td>
<td>40 MHz</td>
<td>Connected to ADC-1 SYSREF input</td>
</tr>
</tbody>
</table>

### 表4. LMX2594-B Clock Definition for TIDA-01028

<table>
<thead>
<tr>
<th>Slno</th>
<th>LMX2594-B</th>
<th>FREQUENCY OUTPUT</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>OSCin p/n</td>
<td>40 MHz</td>
<td>Connected to OSCout p/n of LMK04828</td>
</tr>
<tr>
<td>2</td>
<td>RFOutA p/n</td>
<td>3200 MHz</td>
<td>Connected to ADC-2 device clock input</td>
</tr>
<tr>
<td>3</td>
<td>RFOutB p/n</td>
<td>40 MHz</td>
<td>Connected to ADC-2 SYSREF input</td>
</tr>
</tbody>
</table>

Once all the clocks are generated, a 90° phase difference between the two ADC channels can be established with the following procedure.

The TICSPro GUI helps to create the configuration files for the LMK61E2, LMK04828, and LMX2594 devices. Download the latest High-Speed Data Converter (HSDC) TID GUI software from: http://www.ti.com/tool/TICSPRO-SW.
2.3.2.2 Establishing 90-Degree Phase Alignment

The TIDA-01022 hardware has a flexible clocking solution with a number of clocking options to allow users to validate system performance with various clocking configurations. One clocking option in this reference design is selected which satisfies the interleaving design clocking requirements. This clocking solution provides flexibility to adjust the clock delay in three places in the clocking path. This delay can be done on the LMK04828 output, LMX2594 output, the ADC12DJ3200, or a combination of these devices.

The LMK04828 device has both analog and digital delay elements in each clock output. The LMX2594 has a MEASH SEED register that can tune the delay in 9-ps increments and the ADC12DJ3200 device has Noiseless Aperture Delay Adjustment (t_{AD} adjust) features on the device clock path that can be used to shift the sampling instant in 19-fs steps.

图 16 shows the internal clock subsystem of ADC12DJ3200 and highlights t_{AD} components (TAD_INV, TAD_COARSE, and TAD_FINE). These registers allow maximum aperture delay adjustment up to \( t_{AD(max)} = 293 \) ps and ultra-low aperture jitter \( t_{AD(max)} = 70 \) fs to satisfy the low-phase noise requirements.

公式 6 helps to calculate the required phase delay between ADCs:

\[
 t_{PHASEDELAY} = \frac{t_{SAMPLECLK} \times Reg\_phase}{360}
\]

where

- \( t_{SAMPLECLK} \): device clock time period \( \frac{1}{Fs} \)
- \( Reg\_Phase \): required phase shift between two ADCs
- \( t_{PHASEDELAY} \): phase delay between two ADCs

To interleave the two ADC12DJ3200s onboard, a 90° phase shift between ADC clocks is required by using公式 6 for a 3.2-GHz device clock:

\[
 t_{SAMPLECLK} = \frac{1}{3200,000,000 \ \text{Hz}} = 312.5 \text{ ps}
\]

\[
 t_{PHASEDELAY} = \frac{312.5 \times 10^{-12} \times 90}{360} = 78.1 \text{ ps}
\]
After SYSREF calibration, the calibrated SYSREF values are loaded to the corresponding t\textsubscript{AD} register:
1. Enable SYSREF calibration and check for SYSREF calibration done bit in the 0x2B4 register
2. Load the SYSREF calibrated values of the coarse(0x2B6) and fine(0x2B5) register with the corresponding t\textsubscript{AD} registers 0x2B3, 0x2B2 after SYSREF calibration is done
3. Disable the SYSREF calibration
4. Fine-tune the t\textsubscript{AD} register for 90° (78.1 ps) phase delay between ADC1 and ADC2

2.3.3 Power Tree

This TI design uses a high-performance, optimized power solution from the TIDA-01027 reference design. This power module satisfies the power requirements of the TIDA-01022. The module contains both DC/DC and LDO regulators with an external frequency SYNC feature for synchronization of multiple switching regulators. Also a method of clock phase shifting enables users to reduce both conducted and radiated EMI.

图 17 shows the TIDA-1027 power tree. The module provides 3.3-V, 1.9-V, 1.1-V, 2.5-V and –2.5-V rails to various analog and digital sections of the TIDA-01022.

图 17. TIDA-01027 Power Tree

For more information, see the Power Reference Design Maximizing Signal Chain ENOB in Very High Speed DAQ Systems reference design (TIDA-01027).

2.4 Highlighted Products

2.4.1 ADC12DJ3200 - 12-Bit, Dual 3.2- GSPS or Single 6.4- GSPS, RF- Sampling ADC

The ADC12DJ3200 device is an RF-sampling giga-sample ADC that can directly sample input frequencies from DC to above 10 GHz. In dual-channel mode, it can sample up to 3200-MSPS and in single channel mode up to 6400-MSPS, full power input bandwidth (–3 dB) of 8.0 GHz, with usable frequencies exceeding the –3 dB point in both dual- and single-channel modes, allows direct RF sampling of the L-band, S-band, C-band and X-band for frequency agile systems.
2.4.2 Why choose the ADC12DJ3200? Key Features

The ADC12DJ3200 device has an integrated Noiseless Aperture Delay (tAD) Adjustment feature which allows us to shift clock instants in fine steps (19 fs) to achieve 90 degree phase between two ADCs for Time Interleave sampling. 图 16 shows the ADC12DJxx00 family internal clocking subsystem.

- Automatic SYSREF calibration, uses the tAD Adjust feature to shift the device clock to maximize the SYSREF setup and hold times or align the sampling instance based on the SYSREF rising edge.
- SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) The SYSREF windowing block is used to first detect the position of SYSREF relative to the CLK± rising edge and then to select a desired SYSREF sampling instance, which is a delay version of CLK±, to maximize setup and hold timing margins.

In addition to these features, this device family offers various sampling rates starting from 1600 MHz to 5200 MHz and 8 to 12 bits of resolution with the same pinout. It allows customers the flexibility to change the data converter speed and resolution based on their applications with the same printed circuit board (PCB). Also, there is no need for much hardware and software development.

In addition to the aperture adjustment, some of the key specifications taken into account include SNR, ENOB, and so forth – other similar devices considered are listed in 表 5.

### 表 5. ADC12DJ3200 - Similar Devices

<table>
<thead>
<tr>
<th></th>
<th>ADC08DJ3200</th>
<th>ADC12DJ2700</th>
<th>ADC12DJ3200</th>
<th>ADC12J2700</th>
<th>ADC12J4000</th>
<th>ADC12J1600</th>
</tr>
</thead>
<tbody>
<tr>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
<td>Samples &amp; Orders</td>
</tr>
<tr>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
<td>Online Data Sheet</td>
</tr>
<tr>
<td>Data Sheet</td>
<td>Data Sheet</td>
<td>Data Sheet</td>
<td>Data Sheet</td>
<td>Data Sheet</td>
<td>Data Sheet</td>
<td>Data Sheet</td>
</tr>
<tr>
<td>Sample Rate (Max) (MSPS)</td>
<td>3200</td>
<td>2700</td>
<td>3200</td>
<td>2700</td>
<td>4000</td>
<td>1600</td>
</tr>
<tr>
<td>Resolution (Bits)</td>
<td>8</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Number of input channels</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Interface</td>
<td>JESD204B</td>
<td>JESD204B</td>
<td>JESD204B</td>
<td>JESD204B</td>
<td>JESD204B</td>
<td>JESD204B</td>
</tr>
<tr>
<td>Analog input BW (MHz)</td>
<td>8000</td>
<td>8000</td>
<td>8000</td>
<td>8000</td>
<td>3300</td>
<td>3300</td>
</tr>
<tr>
<td>Features</td>
<td>Ultra High Speed</td>
<td>Ultra High Speed</td>
<td>Ultra High Speed</td>
<td>Ultra High Speed</td>
<td>Ultra High Speed</td>
<td>Ultra High Speed</td>
</tr>
<tr>
<td>SNR (dB)</td>
<td>49.1</td>
<td>56.7</td>
<td>56.6</td>
<td>55</td>
<td>55</td>
<td>55</td>
</tr>
<tr>
<td>ENOB (Bits)</td>
<td>7.8</td>
<td>9</td>
<td>9</td>
<td>8.8</td>
<td>8.8</td>
<td>8.8</td>
</tr>
<tr>
<td>SFDR (dB)</td>
<td>67</td>
<td>62</td>
<td>71</td>
<td>67</td>
<td>71</td>
<td>71</td>
</tr>
<tr>
<td>Power consumption (Typ) (mW)</td>
<td>2800</td>
<td>2700</td>
<td>3000</td>
<td>1800</td>
<td>2000</td>
<td>1600</td>
</tr>
<tr>
<td>Input range (Vin) (mV)</td>
<td>0.8</td>
<td>0.8</td>
<td>0.8</td>
<td>0.725</td>
<td>0.725</td>
<td>0.725</td>
</tr>
<tr>
<td>Operating temperature range (C)</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
</tr>
<tr>
<td>Input buffer</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Package Group</td>
<td>FCBGA</td>
<td>144</td>
<td>FCBGA</td>
<td>144</td>
<td>FCBGA</td>
<td>144</td>
</tr>
<tr>
<td>Package size: mm²: W x L (PKG)</td>
<td>See data sheet (FCBGA)</td>
<td>See data sheet (FCBGA)</td>
<td>See data sheet (FCBGA)</td>
<td>68 VQFN: 100 mm²: 10 x 10 (VQFN</td>
<td>68)</td>
<td>68 VQFN: 100 mm²: 10 x 10 (VQFN</td>
</tr>
</tbody>
</table>
2.4.3 LMK0482x- Ultra Low Noise JESD204B Compliant Clock Jitter Cleaner

The LMK0482x family is the highest performance clock conditioner with JESD204B support in the industry. The 14 outputs from PLL2 can drive up to seven JESD204B data convertors or other logic devices like FPGA. The device has both analog and digital delay in each clock output path and analog delay can be adjusted 25-ps fine steps.
2.4.4 **LMX2594- 15 GHz Wideband PLLatinum™ RF Synthesizer**

The LMX2594 device is a high-performance, wideband PLL with integrated VCOs that can generate frequencies from 10 MHz to 15 GHz without using an internal doubler. The high-performance PLL with a figure of merit of $-236 \text{ dBc/Hz}$ and high-phase detector frequency can attain very low in-band noise and integrated jitter.

The LMK2594 device is an ideal companion part for the ADC12DJxx00 family. The LMK2594 generates a very low noise clock for high-speed data convertor and generates repeating SYSREF which is compliant with the JESD204B standard.

2.4.5 **LMK61E2- Ultra-Low Jitter Fully-Programmable Oscillator**

The LMK61E2 device is an ultra-low jitter PLLatinum™ programmable oscillator with a fractional-N frequency synthesizer with integrated VCO that generates commonly-used reference clocks. The outputs can be configured as LVPECL, LVDS, or HCSL. The device offers ultra-low jitter, as low as 90-fs RMS and the maximum clock output can generate up to 1 GHz with 50 ppm frequency stability. In this reference design, the LMK61E2 is used to provide a reference clock for the LMK04828.
3 Hardware, Software, Testing Requirements, and Test Results

3.1 Host Interface

The TIDA-01028 time interleaved system performance can be evaluated using TI’s TSW14J57 JESD204B High-Speed Data Capture and Pattern Generator Card. Populated with an Arria® 10 device and using the Altera® JESD204B IP solution, the TSW14J57 device can be dynamically configured to support all lane speeds from 1.6 Gbps to 15 Gbps - from 1 to 16 lanes. Together with the accompanying High-Speed Data Converter Pro Graphic User Interface (GUI), it is a complete system that captures and evaluates data samples from the TIDA-01022 reference design. The TIDA-01022 can be directly interfaced with the TSW14J57 device using the FMC+ connector interface. 图19 shows the TIDA-01022 interface with the TSW14J57 capture module and trigger cable connection.

For more information on the TSW14J57 EVM, see the TSW14J57 JESD204B high-speed data capture and pattern generator card user’s guide.
3.2 Required Hardware and Software

3.2.1 Hardware Functional Block

图 20 shows the TIDA-01022 board with the TIDA-01027 power board.

For more information about hardware functional blocks and programming details, see TIDA-01022.

图 20. TIDA-01022 Hardware Functional Block

图 21 shows the TIDA-01027 board image, in this reference design the TIDA-01027 board is configured as DC/DC free running mode (default mode). The TIDA-01027 output connectors are made compatible with the TIDA-01022 power input headers J58, J59, J60, and J63.

图 21. TIDA-01027 Hardware Functional Block
表 6 shows the input and output specification of the TIDA-01027 power supply module.

### 表 6. TIDA-01027 Key Specification

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage range</td>
<td>5 V to 17 V</td>
</tr>
<tr>
<td>Number of outputs</td>
<td>5</td>
</tr>
<tr>
<td>Output voltage, Maximum output current</td>
<td>1.9 V, 4 A</td>
</tr>
<tr>
<td></td>
<td>1.1 V, 4 A</td>
</tr>
<tr>
<td></td>
<td>3.3 V, 4 A</td>
</tr>
<tr>
<td></td>
<td>2.5 V, 1 A</td>
</tr>
<tr>
<td></td>
<td>–2.5 V, 800 mA</td>
</tr>
<tr>
<td>Efficiency</td>
<td>85%</td>
</tr>
</tbody>
</table>

The board can be connected as 图 20 shows.

**图 21. TIDA-01027 Hardware Image**

3.2.2 Getting Started Application GUI

The TIDA-01022 board requires three application software GUIs for validation: HSDC TID GUI, HSDC Pro GUI, and the LMK61xx Oscillator Programming Tool:

1. Use the HSDC TID GUI to configure the data converter (ADC12DJ3200), clocking devices (LMK4828, LMX2594, and LMK61E2), and digital VGA (LMH6401). Use the low-level page to program the device with the respective configuration file. Download the latest HSDC TID GUI software at: http://www.ti.com/lit/zip/tidcfb3.

2. Use the HSDC Pro GUI to capture the digitized data with the assistance of a TSW14J56 capture card and provide a spectrum and time domain plot. Download the latest HSDC Pro GUI software at: http://www.ti.com/tool/dataconverterpro-sw.

图 22 和 图 23 分别显示了启动 HSDC TID GUI 配置的屏幕截图和编程选项卡的低级视图。

图 22. HSDC TID GUI - Top-Level Navigation View

图 23. HSDC TID GUI - Low Level Programming View
图 24 shows the ADC capture GUI, spectrum plot.

图 24. HSDC Pro ADC Capture GUI (Spectrum)
3.3 Hardware Programming

The TIDA-01022 hardware has an onboard FTDI-brand USB controller which is for programming the LMK61E2, LMK4828, and LMX2594 clocking devices and the LMH6401 amplifier using an SPI or I2C interface. The High-Speed Data Converter (HSDC TID) graphical user interface (GUI) supports low-level pages, which can be used to program these devices.

The board also features a USB2ANY programming interface which helps the user evaluate hardware by using the respective evaluation module (EVM) GUI.

图 25 shows the location of programming connector.

图 25. Programming Connector Interface

The programming procedure for the built-in programming interface follows:

1. Open the HSDC TID GUI and select the TIDA1022_28_32A_32B from the device selection drop-down menu.

2. Navigate to the Low Level tab, select the configuration files to be programmed, and click the OK button. Follow these steps as numbered and encircled in the following screen shot:
3.4 Testing and Results

3.4.1 Test Setup

图 26 shows the test setup for onboard time interleaving using the TIDA-01022 reference design with transformer input.

图 26. Test Setup for 2× ADC12DJ3200 Devices

3.4.2 Onboard Interleaving Measurement

1. Emulate the hardware setup as shown in 图 26, then provide the input signal to the J12 and J29 SMA connectors of channel 1 and 3 of the TIDA-01022 design through a variable band-pass filter and 2:1 splitter.

2. Connect a high-speed USB3.0 and USB2.0 cable to the capture PCs.

3. Configure the TSW14J57 capture card as Master and Slave configuration mode
   a. Connect master TSW14J57, J7 (TRIG OUT –A) to J13 (TRIG IN) using high-speed SMA cable for master self-triggering.
   b. Connect the master TSW14J57, J8 (TRIG OUT –B) to J13 (TRIG IN) of slave TSW14J57 module using high-speed SMA cable.

4. Provide a 12-V, 4-A DC supply to the power connector (J55) of the TIDA-01022 and a 12-V supply to the TSW14J57 capture card.

注：As 图 26 shows, the length of cable must be length matched.

To measure the interleave performance, configure the following using the HSDC TID GUI:

1. Use the J32 connector to program the LMK61E2 device at 40 MHz using the USB2ANY programmer associated with the LMK61E2 Oscillator Programming Tool. Set the device address as 0x5A before programming.

2. Program the LMK04828 in 0-delay PLL mode at a 40-MHz SYSREF frequency to provide the SYSREFREQ and SYNC signals along with this 40-MHz OSCout as a reference to the LMX2594.

3. The LMK04828 also generates the FPGA reference at 320 MHz, the FPGA core clock at 320 MHz, and the FPGA SYSREF at 40 MHz for the FPGA capture card.

4. Program the LMX2594_A and LMX2594_B for a 3.2-GHz DEVCLK and SYSREF at 40 MHz.
5. Configure both ADC12DJ3200 JMODE-0 (single-channel mode) by loading the configuration file in the low-level page.

Establish the JESD204B link using the HSDC Pro GUI:
1. After powering the TSW14J57, establish a connection with the single-channel mode (JMODE0).
2. Provide the data rate sampling frequency of the ADC output as 6.4 GHz and the ADC input target frequency as 997 MHz.
3. After establishing the JESD204B connection, feed the input signal to channel 1 (J12) and channel 3 (J29).
4. Apply a trigger at the slave capture board and then click the capture button on the master board.
5. Export both ADC1 and ADC2 data, then extract the phase information from the spectrum using the MATLAB® program and plot the data in the time domain for a channel-to-channel skew measurement.
6. Adjust \( t_{AD} \) register values to make channel-to-channel skew as 78.1 ps for 90° phase clock shift between CH1 and CH3. See 节 2.3.2.2 for more details.
7. After establishing a 90° phase shift, combine both ADC1 and ADC2 data to form interleaved data for 12.8-GSPS sample rate.

### 3.4.3 Performance Test Result

In this reference design, interleaving performance is measured with \( Fs = 12.8 \) GSPS, \( Fin = 300 \) MHz to 6 GHz input signal frequency. 图27 和 图28 show the measured spectrum of the TIDA-01028 design at a 997-MHz input, 6.4-GSPS sample rate of ADC1 and ADC2 with 90 degree time-interval sampling.

![图27. ADC1 Spectrum 6.4 GSPS](image1)

![图28. ADC2 Spectrum 6.4 GSPS 95](image2)
图29和图30展示了12.8 GSPS有和没有IL失真时的结果频谱。图29显示了在FS/2、FS/4、FS/2-FIN、FS/4-FIN和FS/4+FIN处的插补失真，与采样时钟FS = 12.8 GHz相关联。

图29. Fin = 977 MHz, 12.8 GSPS Interleave Spectrum With IL Spur

图30. Fin = 997 MHz, 12.8 GSPS Interleave Spectrum Without IL Spur

SNR = 55.03 dB
SFDR = 65.4 dB
THD = 63.4 dB
ENOB = 8.7 Bits
第2.2.2节讨论了插值的干扰，即使输入信号链路路径和时钟采样时间是紧密匹配的，也总会有一些不匹配。这种不匹配将由于温度和工艺变化而变化，这些变化可以通过在衬底中实现并行校准过程来减少。

图31和图32显示了12.8GSPS插值的频谱图，输入信号频率范围从300MHz到6GHz，有和没有IL干扰。插值的干扰将减小时钟的增益、偏移和时间偏差是匹配的。

图31清楚地显示，当输入带宽为2GHz时，可以实现大于7.5位的ENOB，这是8位、12.8-GSPS高速示波器应用的一个有希望的结果。

图32显示，ENOB可以提高到大于8.5位的ENOB，去除插值的干扰。

图31. 12.8GSPS Interleave Spectrum With IL Spur
图32. 12.8GSPS Interleave Spectrum Without IL Spur

在总结中，TIDA-01028是一个12.8-GSPS插值的参考设计，具有高性能的时钟和电源解决方案，可以用于高速示波器和宽带数字转换器的应用，需要更高的采样率和更宽的带宽。

这个参考设计演示了ADC12DJ3200插值的特性和实现12.8-GSPS的采样率，以及2.5GHz以上的可用带宽，ENOB更好于7.5位，包括插值的干扰。

这个参考设计演示了时钟设备的灵活性和特性，如LMK04828和LMX2594，帮助设计人员实现低相位噪声，高频率的时钟，用于千兆赫兹的插值采样应用。
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01028.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01028.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01028.

4.4 Altium Project
To download the Altium Designer® project files, see the design files at TIDA-01028.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01028.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01028.

5 Related Documentation

5.1 Related Reference Designs
1. Texas Instruments, Flexible 3.2 GSPS Multi-Channel AFE Reference Design for DSOs, RADAR, and 5G Wireless Test Systems (TIDA-01022)
2. Texas Instruments, 50-Ohm 2-GHz Oscilloscope Front-end Reference Design (TIDA-00826)
3. Texas Instruments, Multi-Channel JESD204B 15 GHz Clocking Reference Design for DSO, Radar and 5G Wireless Testers (TIDA-01021)
4. Texas Instruments, High Speed Multi-Channel ADC Clock Reference Design for Oscilloscopes, Wireless Testers and Radars (TIDA-01017)
5.2 Summary of Related Reference Designs

<table>
<thead>
<tr>
<th>REFERENCE DESIGN NUMBER</th>
<th>MAXIMUM CLOCK FREQUENCY (GHz)</th>
<th>PHASE NOISE AT MAX FREQUENCY (dBc/Hz)</th>
<th>CLOCK SKEW (ps)</th>
<th># OF CHANNELS DEMONSTRATED [THEORETICAL MAXIMUM]</th>
<th>SAMPLING RATE (GSPS)</th>
<th>SNR @ 1 GHz (dB)</th>
<th>SFDR (dBc)</th>
<th>MAXIMUM BANDWIDTH (GHz)</th>
<th>DESCRIPTION, FOCUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIDA-01028</td>
<td>15.0</td>
<td>-</td>
<td>-</td>
<td>2[4]</td>
<td>12.8</td>
<td>55.0</td>
<td>63.5</td>
<td>8.0</td>
<td>12.8 GSPS AFE with Interleaved ADCs (ADCDJ3200)</td>
</tr>
<tr>
<td>TIDA-00626</td>
<td>10.0</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>9.8 GHz RF CW Signal Generator</td>
</tr>
<tr>
<td>TIDA-01016</td>
<td>6.0</td>
<td>-14.0</td>
<td>N/A</td>
<td>1</td>
<td>3.0</td>
<td>60.0</td>
<td>-</td>
<td>3.2</td>
<td>Clocking Reference Design for ADC32RF45 (RF Sampling ADC)</td>
</tr>
<tr>
<td>TIDA-01021</td>
<td>15.0</td>
<td>-106.9</td>
<td>9.2</td>
<td>2[42]</td>
<td>2.7</td>
<td>55.7</td>
<td>68.8</td>
<td>8.0</td>
<td>Clocking and Synchronization of Multiple JESD204B ADCs</td>
</tr>
<tr>
<td>TIDA-01023</td>
<td>15.0</td>
<td>-105.9</td>
<td>8.0</td>
<td>2[4]</td>
<td>3.0</td>
<td>55.5</td>
<td>68.8</td>
<td>8.0</td>
<td>[Tree Structure] Clocking and Synchronization of JESD204B ADCs</td>
</tr>
<tr>
<td>TIDA-01024</td>
<td>15.0</td>
<td>-105.9</td>
<td>2.0</td>
<td>2[18]</td>
<td>3.0</td>
<td>55.4</td>
<td>69.1</td>
<td>8.0</td>
<td>[Daisy Chain] Clocking and Synchronization of JESD204B ADCs</td>
</tr>
<tr>
<td>TIDA-01022</td>
<td>15.0</td>
<td>-105.9</td>
<td>1.0</td>
<td>4</td>
<td>3.2</td>
<td>55.5</td>
<td>71.3</td>
<td>8.0</td>
<td>Quad Channel 3.2GSPS Digitizer System (Integrating ADC, Clocking and Power)</td>
</tr>
<tr>
<td>TIDA-01027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Power design for optimal ENOB in High Speed DAQ</td>
</tr>
</tbody>
</table>

5.3 Other Related Documents

1. Texas Instruments, *Interleaving ADCs for Higher Sample Rates*
2. Texas Instruments, *Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigation*
3. Texas Instruments, *Defining Skew, Propagation-Delay, Phase Offset (Phase Error)*

5.4 商标

E2E, PLLatinum are trademarks of Texas Instruments.
Arria, Altera are registered trademarks of Altera Corporation.
Altium Designer is a registered trademark of Altium LLC or its affiliated companies.
Marki is a trademark of Marki Microwave, Inc..
MATLAB is a registered trademark of The MathWorks, Inc..
6 About the Author

ANBU MANI is a systems engineer in the Industrial Systems Engineering team at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Anbu has experience in analog circuit design and digital circuit design for the Automatic Test Equipment in Modular platform. He is also engaged with the design and development of embedded products. Anbu earned his bachelor of engineering (BE) in electronic and communication from the Anna University, Chennai.

SANKAR SADASIVAM is a system architect in the Industrial Systems Engineering team at Texas Instruments, where he is responsible for designing and developing reference design solutions for the industrial systems with a focus on Test and Measurement. Sankar brings to this role his extensive experience in analog, RF, wireless, signal processing, high-speed digital, and power electronics. Sankar earned his master of science (MS) in electrical engineering from the Indian Institute of Technology, Madras.

7 Acknowledgment

The authors would like to thank their colleagues Bryan Bloodworth, Taras Dudar, Ajeet Pal, Victor Salomon, Jason Clark, Salvatore Finocchiaro, Matthew Guibord, Timothy Toroni, Jim Brinkhurst, Oliver Nachbaur and for their unconditional support and critical feedback during the development of this design and design guide review.
重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表），设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用，您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI及其代表造成的损害。


邮寄地址：上海市浦东新区世纪大道1568号中建大厦32楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司
重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI及其代表造成的损害。


邮寄地址：上海市浦东新区世纪大道1568号中建大厦32楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司