TI Designs：TIDEP-0105
在 AMIC110 上实现无 DDR 的 EtherCAT® 从站的参考设计

说明

EtherCAT®（用于控制自动化技术的以太网）正在不断发展成为一种主流的工业以太网网络。无 DDR 的 EtherCAT 参考设计是一种用于在 AMIC110（一种多协议工业通信片上系统 (SoC)）上实施全新、低成本、无 DDR 的 EtherCAT 从站的参考设计。此参考设计展示了在 SoC 内部存储器中全面运行完整 EtherCAT 从站堆栈的能力。通过消除外部 ASIC 和 DDR，此参考设计减少了重要系统物料清单 (BOM) 并节省了电路板空间。此外，由于消除了 EtherCAT 的外部存储器传输，从而实现了更快的传输速度，这使得联网工业驱动器和通信模块等 应用 的性能得以大幅提升。

资源

TIDEP-0105	设计文件夹
AMIC110	产品文件夹
DP83822H	产品文件夹
PRU-ICSS 工业软件	产品文件夹

TI E2E™ Community — 咨询我们的 E2E™ 专家

特性

- 通过了 EtherCAT Technology Group (ETG) 的 EtherCAT 从站一致性测试工具 (CTT)
- 整个 EtherCAT 从站堆栈均部署在内部存储器上
- 由 PRU-ICSS 固件支持的八个现场总线存储器管理单元 (FMMU) 和同步管理器 (SM)
- 通过分配时钟生成 SYNC0/SYNC1（直流）
- 适用于环路控制的增强型链路丢失检测功能
- 消除了与外部存储器访问相关的延迟，有助于提升系统性能
- 此外，可与 C2000™MCU、TMS320F28379D 连接，以提供低成本、高性能的工业驱动器解决方案

应用

- 工业机器人通信模块
- CPU（可编程逻辑控制器）
- 通信模块
- 交流驱动器有线和无线通信
- 伺服驱动器有线和无线通信





1 System Description

EtherCAT, invented by Beckhoff Automation in Germany and later standardized by the ETG, is a real-time, industrial, Ethernet standard for industrial automation applications, such as input/output (I/O) devices, communication modules, sensors, and programmable logic controllers (PLCs).

Traditional Ethernet has seen unparalleled adoption in diverse applications, but in industrial environments it is still not efficient enough for small amounts of data exchange, due to its lower determinism for real-time operation and also works in which the network nodes must be connected through switches. EtherCAT improves upon traditional Ethernet by implementing on-the-fly processing, where the nodes in the EtherCAT network read the data from a frame as it passes through. All EtherCAT frames originate from the EtherCAT master, which sends commands and data to the slaves. Any data to be sent back to the master is written by the slave onto the frame as it passes through.

Many simple EtherCAT devices such as digital I/Os can be created using single FPGA or ASIC solutions available today. In EtherCAT nodes where additional processing power is needed, an external processor, often with on-chip Flash memory, is connected to the EtherCAT ASIC/FPGA for handling application-level processing. The cost of such architecture is higher than that of simple digital I/O devices, but it comes with flexibility in that developers can select a processor that suits their needs. In yet another approach, the EtherCAT implementation is one of the peripherals in the device that has an integrated CPU. Many FPGA devices can configure a processor in the FPGA or already have an integrated processor. The FPGAs are flexible, but depending on the CPU selection there is a risk that costs or operating frequency targets will be challenging to meet.

To meet the demand of cost-sensitive, industrial automation applications, this TI Design presents a reference design for a completely new, compact implementation that provides a low-cost, DDR-less, EtherCAT Slave with the AMIC110, a multiprotocol programmable industrial communications SoC. Significant system BOM and board savings are achieved with the solution by eliminating an external ASIC and DDR. In addition, the software- and firmware-based architecture and the PRU-ICSS Industrial Communications suite can scale to support multiple industrial Ethernet and fieldbus communication standards.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS	DETAILS
EtherCAT commands	NOP, ARPD, APWR, APRW, FPRD, FPWR, FPRW, BRD, BWR, BRW, LRD, LWR, LRW, ARMW and FRMW	All supported
Number of ports	2 MII ports	Connection between the PHY (DP83822) and MAC (AMIC110)
Number of FMMUs and SMs	Up to 8	Fieldbus memory management unit and sync managers
Process data RAM	8KB	From PRU shared RAM
Distributed clock	Yes	Supports SYNC0, SYNC1, LATCH0 and LATCH1 signals
Conformance test	Pass	节 3.2.2.2

2 System Overview

2.1 Block Diagram

图 1 shows the industrial protocol software architecture built with programmable real-time unit (PRU) technology on the AMIC110, which aligns with other Sitara™ family processor-based industrial application products. A highlighted feature of the Industrial Ethernet protocol EtherCAT on the AMIC110 device is that it is DDR-less, which is achieved by deep optimization from the bootloader to protocol drivers.



图 1. TIDEP-0105 Software Architecture Block Diagram

Three major software components, the physical layer, data link layer, and application layer, comprise the EtherCAT slave implementation on the AMIC110 device, similar to other Sitara processors from TI.

The first component is the physical layer, PHY, which provides all physical layer functions needed to transmit and receive data over standard twisted-pair cables. AMIC110 processors with the DP83822 Ethernet PHY device, as shown in 图 2, the AMIC110 ICE hardware block diagram, exhibit a low latency.

In EtherCAT layer 2, the data link, the PRU real-time cores execute the tasks of datagram processing, distributed clocking, address mapping, error detection and handling, and host interface. PRUs also emulate the EtherCAT register space in the internal shared memory. With their deterministic real-time processing capability, the PRUs handle EtherCAT datagrams with consistent and predictable processing latency.

The third component is the EtherCAT slave stack, which runs on the Arm® processor and industrial application that is dependent on the end equipment in which this solution is used. For the application layer connection, different process data interfaces (PDI) are available. Typical interface options vary from 32-bit to 8- or 16-bit parallel I/O interfaces or serial interfaces like SPI.

Additional supporting components, such as the protocol adaptation layer and device drivers, are provided in the Processor SDK from TI, a unified software platform for TI-embedded processors.



图 2. AMIC110 Industrial Communication Engine

2.2 Highlighted Products

2.2.1 AMIC110 Sitara™ SoC

The AMIC110 device is a multiprotocol, programmable, industrial communications processor, which provides ready-to-use solutions for most industrial Ethernet and fieldbus communications slaves, as well as some masters. The device is based on the Arm Cortex®-A8 processor, peripherals, and industrial interface options. The AMIC110 microprocessor is an ideal companion-communications chip to the C2000 family of microcontrollers for connected drives.

图 3 shows the subsystems contained in the AMIC110 microprocessor. The microprocessor unit (MPU) subsystem is based on the Arm Cortex-A8 processor. The PRU-ICSS is separate from the ARM core, allowing independent operation and clocking for greater efficiency and flexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocols such as EtherCAT, PROFINET IRT, EtherNet/IP™, PROFIBUS, Ethernet Powerlink, Sercos III, and others. Additionally, the programmable nature of the PRU-ICSS, along with its access to pins, events, and all SoC resources, provides flexibility in implementing fast real-time responses, specialized-data handling operations, custom peripheral interfaces, and offloading tasks from the other processor cores of the SoC.

图 3 shows the AMIC110 microprocessor functional block diagram.



图 3. AMIC110 Microprocessor Functional Block Diagram

Key features:

- Up to 300-MHz Sitara, ARM Cortex-A8, 32-bit RISC processor:
  - NEON™ single instruction multiple data (SIMD) coprocessor
  - 32KB of L1 instruction and 32KB of data cache with single-error detection (parity)
  - 256KB of L2 cache with error correcting code (ECC)
  - 176KB of on-chip boot ROM
  - 64KB of dedicated RAM
  - Interrupt controller (up to 128 interrupt requests)
- On-chip memory (shared L3 RAM):
  - 64KB of general-purpose, on-chip memory controller (OCMC) RAM
  - Accessible to all masters
- Industrial communication subsystem (PRU-ICSS):
  - Supports protocols such as EtherCAT, PROFIBUS, PROFINET, EtherNet/IP, and more
  - Two PRUs
  - 32-bit load/store RISC processor, capable of running at 200 MHz
  - 8KB of instruction RAM with single-error detection (parity)
  - Single-cycle, 32-bit multiplier with 64-bit accumulator
  - Enhanced GPIO module provides shift-in/out support and parallel latch on the external signal

2.2.2 DP83822 Ethernet Physical Layer Transceiver

The DP83822 is a low-power, single-port, 10/100 Mbps, Ethernet PHY. The DP83822 provides all the physical layer functions needed to transmit and receive data over both standard twisted-pair cables or connecting to an external fiber optic transceiver. Additionally, the DP83822 device provides flexibility to connect to a MAC through a standard media independent interface (MII), reduced media-independent interface (RMII), or reduced gigabit media independent interface (RGMII). The DP83822 device offers integrated cable diagnostic tools, built-in self-test (BIST) and loopback capabilities for ease of use. The DP83822 device supports multiple industrial buses with fast link-down timing as well as Auto-MDIX in forced modes.

图 4 shows a simplified schematic of the DP83822.



图 **4. DP83822 Simplified Schematic**

Key features:

- IEEE 802.3u compliant: 100BASE-FX, 100BASETX, and 10BASE-Te
- MII, RMII, and RGMII MAC Interfaces
- Low-power, single-supply options: 1.8-V AVD < 120 mW, 3.3-V AVD < 220 mW
- Start of frame detect for IEEE 1588 time stamp
- Fast link-down timing
- Auto-crossover in forced modes
- BIST
- MDC / MDIO interface

2.3 System Design Theory

To implement the EtherCAT Slave DDR-less system on the AMIC110 with limited on-chip memory, many optimization techniques are applied. The optimization ranges from the AMIC110 second boot loader (SBL) to the Processor SDK RTOS drivers and EtherCAT protocol. 表 2 lists the available on-chip memory in the AMIC110 device.

表 **2. On-Chip Memory in AMIC110**

TYPE	START ADDRESS	SIZE	DESCRIPTION
SRAM	0x40200000	0x00010000	64KB internal SRAM
L3 OCMC	0x40300000	0x00010000	64KB L3 OCMC SRAM
M3 SHUMEM	0x44D00000	0x00004000	16KB M3 shared unified code space
M3 SUDMEM	0x44D80000	0x00002000	8KB M3 shared data memory

The process of integrating EtherCAT with the Sitara processors has been streamlined. All the tools and software code required to integrate EtherCAT slaves are available as part of the processor SDK RTOS and PRU-ICSS Industrial SDK. The SDKs include the PRU-ICSS firmware, software drivers, hardware initialization routines, adaptation layer, EtherCAT protocol stack, and the application.

2.3.1 SBL Optimization

The SBL sets up the PLL clocks, powers on the I/O Peripherals, initializes the DDR, loads the application image into DDR, and brings the slave cores out of reset for applicable SoCs. A variety of boot modes such as QSPI, UART, MMCSD, NAND, and MCSPI are available in typical Sitara devices. The SBL uses part of the internal memory that has to be reduced to allow the EtherCAT stack and application to fit in.

2.3.1.1 Reducing SBL Size

Earlier versions of the AM335x/AMIC110 SBL in the Processor SDK RTOS for MCSPI boot mode: 34KB (release) and 57KB (debug).

The following changes have been implemented to reduce the size of the SBL for this use case:

- Bypass or remove SBL code and data for DDR setup
- Remove board and SoC detect functions to make the SBL specific for the AMIC110
- Remove console utilities to allow direct application boot

Implementation:

- Setup using the build option USE_DDR to configure the DDRLESS option in the source code
- Implementation generates cut-down version of board, utilities, device and bootloader components

2.3.1.2 Wakeup PRU

The EtherCAT application contains two, 8KB, constant arrays which contain the PRU firmware that gets copied into the OCMC memory and gets copied into the PRU IRAM memory. To avoid the copy, a mechanism was implemented in the SBL to load the application from the flash to PRU0 and PRU1 IRAM, which also avoids use of an additional 16KB of memory in the OCMC. To load the PRU0 and PRU1 IRAMs, the Arm needs to enable the PRU using PRCM.

Implementation:

- Setup build option ENABLE_PRU to perform the PRU wake-up sequence in the bootloader code.
- The option wakes up PRU0 and PRU1 and with flush data RAM

2.3.1.3 Storing and Loading Copy of TIESC EEPROM Data and PRU IRAM Binaries

The EtherCAT application has a requirement to save TIESC EEPROM data in nonvolatile memory that can be used to restore the setup. This data is also stored as a constant in the application and copied, to be used by the EtherCAT application during normal operation. This data was moved to the SPI flash and loaded in by the bootloader for the application to consume.

Implementation:

- Put binary images into TI Image format and load them based on the configuration file that specifies the number of binaries to load and the offset from which they are read into the device memory.
- Customization allows for loading of PRU firmware in IRAM and DATA RAM and also additional industrial constant arrays, like TIESC, into device memory

图 5 shows the SBL and EtherCAT memory map on the AMIC110 device. The .bss section of the EtherCAT application is designed to overlap with the SBL for maximum use of on-chip memory, because the .bss section is loaded only after the SBL has loaded the application and exited.



图 5. SBL and EtherCAT® Memory Map on AMIC110

2.3.2 Host Driver and Protocol Optimization

2.3.2.1 Memory Use Analysis

Using the object dump tool (arm-none-eabi-objdump.exe) from Arm GCC, the memory sections of the EtherCAT slave can be retrieved from the executable ARM binary (see 表 3).

表 3. Memory Sections From Arm® GCC Compiler

LOADED SECTION	UNLOADED SECTION
.c_int00	.comment
ti.sysbios.family.arm.a8.mmuTableSection	.ARM.attributes
xdc.meta	.debug_aranges
.text	.debug_info
.rodata	.debug_abbrev
.vectors	.debug_line
.ARM.exidx	.debug_frame
.data	.debug_str
.bss	.debug_loc
.stack	.debug_ranges

These sections can be categorized into two types during code execution – loaded and unloaded. The loaded sections are the areas being investigated.

2.3.2.2 Optimization Techniques

A number of techniques were used to reduce the EtherCAT application fit into the AMIC110 on-chip memory.

1. The first step is to eliminate code support for unused features of the device, the ICE board, and in TI-RTOS. For example, in this application the I^2C interface, SPI write, and the UART/ text/ printf support could be eliminated in both the application and in RTOS.
2. The next step is to minimize the RTOS debug and error handing components to what is necessary for the runtime application. Here, the error handlers and exception stack size are reduced, and unnecessary functions such as RTOS logging, RTS Thread protection, and stack overrun checking are eliminated.
3. The third step is to eliminate any unnecessary operations and optimize the remaining functions. For example, because the application runs only on a dedicated hardware configuration, the device configuration is static and does not need to be read from an EEPROM. Reduce functional representations to an optimum size. This reduction can be done by using bit arrays in place of word arrays. Optimize SYSBIOS to use a custom code configuration of just the necessary components. Evaluate the Stack and Heap use and set their reserved sizes to optimum values.
4. The last step is to compile the code and link the code with the appropriate settings to minimize the executable size and pack the executable into the available memory regions. These optimizations follow:

- Use Thumb mode.
- Optimize for size -Os.
- Use NEON and hardware floating point.
- Place each function in its own section.
- Place data items in their own sections.
- Disable all debugging information.
- Enable global GNU optimizations, -flto, -fuse-linker-plugin.
- Separate portions of the program and data to achieve good memory use.
- Partition each relatively self-contained code block into sections, because external section references require additional program memory and cycles.

3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

- AMIC110 ICE
- XDS200 JTAG emulator
- Ethernet cable
- Power supply: 5 V, DC ±10% at 1.2 A

3.1.2 Software

- CCSv7.3.0.19 – Code Composer Studio™
- TwinCAT 3.1 – eXtended Automation Engineering (XAE) from ETG
- EtherCAT stack version 5.11 from ETG
- PROCESSOR-SDK-RTOS-AM335X 04_01_00_06
- PRU-ICSS-ETHERCAT-SLAVE v1.00.05

3.2 Testing and Results

3.2.1 Test Setup

1. Set up the hardware as shown in 图 6. The other end of the Ethernet cable and XDS200 JTAG emulator connect to the PC.

图 **6. AMIC110 ICE Hardware Setup**

2. Install the software listed in 节 3.1.2.
3. Follow the PRU-ICSS EtherCAT user guide wiki to create the full EtherCAT stack application.

   projectCreate.bat AMIC11x arm ethercat_slave_full
4. Apply the PDK patch for Thumb mode. For the DDR-less EtherCAT application to build, it is critical that the Processor SDK is built in Thumb mode. A patch file is included in the PRU-ICSS-ETHERCAT-SLAVE v1.00.05 package at [INSTALL-DIR]/protocols/pdk_patches/04.01.00/AM335x_PDK_1_0_8_thumb_mode.patch. After applying this patch the Processor SDK PDK needs to be cleaned and rebuilt. Follow the PDK rebuild procedure.
5. Follow the instructions in the Building full feature EtherCAT Slave Application wiki to build the full EtherCAT stack application.
6. Follow the instructions in the On-chip Memory (DDRless) Execution of EtherCAT Slave Application wiki to flash the bootloader, EtherCAT binaries, and application. During normal operation, users are required to flash the SBL in 0x000000 and the app at 0x20000. In DDR-less mode, the SBL (MLO) must load additional binaries to PRU0 IRAM and PRU1 IRAM and store TIESC EEEPROM. The following flash memory map (see 图 7) was set to flash the application binaries. Currently, the SBL (MLO) for DDR-less mode must be built from Processor SDK v4.2, with this patch. The patch is not required for Processor SDK RTOS v4.3 and later. A porting guide to rebase the PRU-ICSS-ETHERCAT-SLAVE v1.00.05 to Processor SDK v4.2 is in the *Processor SDK 4.2 Migration Guide of EtherCAT* section of the user's guide.



图 **7. Flash Memory Map**

7. Reboot the AMIC110 ICE after the binaries are flashed to the SPI flash memory.

3.2.2 Test Results

3.2.2.1 Detect DDR-Less EtherCAT® Slave Device With TwinCAT

Follow these instructions to set up the TwinCAT.

1. Launch the TwinCAT and create a new project, for example iceAMIC110, as shown in 图 8.



图 **8. New Project in TwinCAT**

2. Next:
   - Scan the device and box, then click *yes* when the Active Free Run window prompts.
   - Check that the TI box is online and the current status is OP, as shown in 图 9.



图 9. TIESC-001 in OP State

3.2.2.2 Conformance Test

The DDR-less EtherCAT slave on the AMIC110 device successfully passes the CTT from ETG. 图 10 and 图 11 show zero errors when using the EtherCAT device.



图 **10. EtherCAT® Conformance Test Result**

Type	VendorId	ProductCode	RevisionNo	ESC Type/Revision/Build	Firmware Version
TIESC-001	0x0000059D	0x54490001	0x00000011	0x90/1/400	SII: 0 CoE: 5.11

Hardware Version	Errors	Warnings	Skipped	Succeeded	Details
	0	0	0	105	239 Slave1_TestReport

图 **11. EtherCAT® Conformance Test Report**

4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDEP-0105.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDEP-0105.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDEP-0105.

4.4 Altium Project

To download the Altium project files, see the design files at TIDEP-0105.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDEP-0105.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDEP-0105.

5 Software Files

To download the software files, see the design files at TIDEP-0105.

6 Related Documentation

1. Texas Instruments, *EtherCAT® on Sitara™ Processors Marketing White Paper*
2. Texas Instruments, *EtherCAT® Slave and Multi-Protocol Industrial Ethernet Reference Design*
3. Texas Instruments, *AM335x and AMIC110 Sitara™ Processors Technical Reference Manual*
4. Texas Instruments, *DP83822 Robust, Low Power 10/100 Mbps Ethernet Physical Layer Transceiver Data Sheet*

6.1 商标

7 About the Authors

GARRETT DING is a software applications engineer for the Embedded Processing Group at Texas Instruments, where he is responsible for developing reference design solutions and providing technical support to customers for the industrial segment. Garrett earned his master of science in electrical engineering (MSEE) from NanJing University of Science and Technology, China.

MANMOHAN MANDHANA is a software engineer for the Embedded Processing Group at Texas Instruments, where he is responsible for developing Industrial Communication/Fieldbus and Control protocols using PRU-ICSS technology available in the Embedded Processor Sitara and Keystone product lines. Manmohan earned his bachelor of technology in electrical engineering from the Indian Institute of Technology Bombay, India.

DAVID ZAUCHA is an applications engineer at Texas Instruments, where he is responsible for supporting customer applications in the Industrial Communications segment. David has been with TI since 1999 and has been involved in designing and supporting products in analog and embedded systems. David earned his bachelor of science (BSEE) at the University of Massachusetts and his MSEE at the University of Rochester.

RAHUL PRABHU is a software applications engineer for the Embedded Processing Group at Texas Instruments, where he is responsible for supporting customer applications using the Sitara and Keystone product lines. Rahul brings to this role his extensive experience and knowledge in RTOS application development and system integration. Rahul earned MS in electrical and computer engineering from the University of Houston.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的 应用； 如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和 判断， 且应全权负责并确保 应用的安全性， 以及您的 应用 （包括应用中使用的所有 TI 产品）） 应符合所有适用的法律法规及其他相关要求。你就您的 应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何 应用前， 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122