

TI Designs: TIDEP-0070

用于在基于 66AK2Gx 的系统中提高存储器可靠性的 DDR ECC 参考设计



TI Designs

此参考设计介绍了高可靠性应用（基于 66AK2Gx 多内核 DSP + ARM® 片上系统 (SoC)）中支持纠错码 (ECC) 功能的 DDR-SDRAM 存储器接口的系统注意事项。讨论了系统接口、板级硬件、软件、吞吐量性能和诊断过程。详细地说明了器件技术参考手册 (TRM) 中包含的 DDR 接口。

设计资源

TIDEP0070	设计文件夹
66AK2G02	产品文件夹
66AK2G12	产品文件夹
K2G 通用 EVM	EVM 工具文件夹
适用于 K2G 的处理器 SDK	下载软件





咨询我们的 E2E 专家

特性

- 具有可选的 4 位 ECC 且适用于高可靠性系统设计的 32 位 DDR3L 接口
- 通过 DDR ECC 获得灵活的系统配置
- 内置读取-修改-写入 (RMW) 硬件，支持非对齐访问的 ECC 操作
- 将对性能的影响降到最低
- 在 EVMK2G 硬件上进行实施和测试，支持适用于 K2G 的处理器 SDK

应用

- 汽车音频放大器
- 家用音频
- 专业音频
- 电源保护
- 工业通信和控制



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 Introduction

The 66AK2Gx SoC supports the following features:

- **Processor Cores and Memory**
 - Arm® Cortex-A15 up to 1000 MHz
 - 32 KB L1D, 32 KB L1P, 512 KB L2 cache
 - C66x DSP up to 1000 MHz
 - 32 KB L1D, 32 KB L1P, 1 MB L2 cache or RAM
 - 1MB of Shared L2 MSMC SRAM
 - ECC on all memory
- **Industrial and Control Peripherals**
 - 2 Industrial Communication Subsystems enable cut through, real-time and low-latency Industrial Ethernet protocols
 - Programmable real-time I/O enables versatile field bus and control interfaces
 - PCIe for connection to an FPGA or ASIC that provides industrial network connections, backplane communication or connection to another 66AK2Gx device
- **Security and Crypto**
 - Standard secure boot with customer programmable OTP keys
 - Crypto Engine hardware accelerator and TRNG
- **Package**
 - 21 x 21 mm, 0.8 mm pitch BGA 625 pins

The 66AK2Gx SoC is suited for applications such as Industrial PLC and Protection Relay as shown in [图 1](#) and [图 2](#). In these systems ECC on the memory is required for achieving reliability requirements. Device reliability requires managing failures that can cause the device not to function correctly at any point during its expected lifetime.





图 1. Industrial PLC System Block Diagram



Copyright © 2016, Texas Instruments Incorporated

图 2. Protection Relay System Block Diagram

Error Correcting Code (ECC) memory is commonly used in server and communications infrastructure systems today and has significantly improved system reliability. In embedded systems, a similar trend is observed, where ECC memory is required for a variety of applications, such as:

- Safety-critical industrial and factory automation systems
- Harsh operating environment such as extreme temperature, pressure or radiation environment
- Always-on systems with extended duty hours

图 3 shows the relative failure rate reduction when ECC is used.




图 3. Memory Failure Rate Reduction With ECC

The 66AK2Gx SoC supports various methods of ECC in its internal memory and external memory interfaces. Namely, ECC is supported on:

- Processor core memory blocks
- Internal Multicore Shared Memory Controller (MSMC) SRAM
- Embedded SRAM memory blocks in other subsystems
- DDR3L memory interface

Except for the L1P in the A15 processor core, all ECC functions listed above implement Single Error Correction and Double Error Detection (SECEDED) method using Hamming Code.

This design guide focuses on the DDR interface design with ECC in systems where high reliability is required. The DDR3L memory interface supports standard 32-bit DDR3L interface up to 800MT/s. Additional 4-bit data is available to support optional Error Correcting Code (ECC). ECC is performed on 32-bit quanta based on the SECEDED algorithm. When the DDREMIF is used as 16-bit interface, no ECC is supported.

2 System Overview

The DDR3L interface consists of the following subsystems:

- DDREMIF controller — digital interface, FIFOs, and ECC module
- DDR3LPHY — consists of DDR3L PHY macros and system interface logic

图 4 shows the interconnect of the sub-modules in the 66AK2Gx SoC.





图 4. DDREMIF and DDR3L PHY Subsystems in 66AK2Gx Devices

The ECC block is connected in front of the data and command FIFOs within the DDREMIF controller, as shown in 图 5. The ECC block enables the Read-Modify-Write (RMW) feature that is not available in some earlier KeyStone™ II devices. The RMW block allows data write that is not aligned to a 32-bit boundary, by first read, the full quanta data from the DDR device merges with the non-aligned data, recalculates ECC, and writes back to DDR. This procedure incurs extra write latency.



Copyright © 2016, Texas Instruments Incorporated

图 5. ECC Block With RMW in DDREMIF Controller

3 System Specifications

表 1 lists different DDR configurations depending on the required DDR interface for the device.

注: The 4-bit devices are not supported unless the device is used as an ECC device.

表 1. DDR Configurations for 66AK2Gx-Based Systems

CONFIGURATION	DDR WIDTH	DDR DEVICES	ECC
1	16-bit DDR3L with no ECC	2 × 8b	–
2	16-bit DDR3L with no ECC	1 × 16b	–
3	32-bit DDR3L with no ECC	4 × 8b	–
4	32-bit DDR3L with no ECC	2 × 16b	–
5	32-bit DDR3L with 4-bit ECC	4 × 8b	1 × 4b
6	32-bit DDR3L with 4-bit ECC	4 × 8b	1 × 8b (tie-off upper 4-bit)
7	32-bit DDR3L with 4-bit ECC	2 × 16b	1 × 4b
8	32-bit DDR3L with 4-bit ECC	2 × 16b	1x8b (tie-off upper 4-bit)
9	No DDR	–	–

图 6 shows an example system interconnection between 66AK2Gx and five 8-bit external devices.





图 6. Signal Interconnect of 4 x 8 + 1 x 8 32-bit DDR configuration with ECC

图 7 shows the DDR3L device placement relative to the 66AK2Gx device on the EVMK2G board.



Copyright © 2016, Texas Instruments Incorporated

图 7. DDR3L Device Placement near the 66AK2Gx Device on the EVMK2G Board

图 8 shows the DDR devices on the EVMK2G.




图 8. DDR Devices on the EVMK2G

4 Software

The processor SDK supports configuration, initialization, and testing on the DDR ECC, for systems using the feature.

4.1 Initialization

ECC and RMW options are controlled by memory mapped registers. Refer to the device datasheet ([SPRSP07](#)) for the exact register address and assignment. The RMW feature is always enabled whenever ECC is enabled. The following steps are involved to enable ECC:

1. Enable bit[35:32] of the PHY macro (including leveling and training)
2. Enable ECC + RMW
3. Read back control register and verify ECC+RMW is enabled
4. Initialize DDR memory to validate ECC syndrome

注: The entire ECC enabled DDR space must be initialized before any of the ECC memory region is used. Otherwise, due to RMW operations, a non-aligned write operation may invoke the DDREMIF to read back an incorrect ECC syndrome and thus cause ECC error.

图 9 shows an example GEL script to enable ECC.

```

ddr3A_setup(int ECC_Enable, int DUAL_RANK)
{
    ... ..

    if(ECC_Enable == 0)
    {
        read_val = DDR3A_DATX8_4;
        DDR3A_DATX8_4 = read_val & 0xFFFFFFFF; //Disable ECC byte lane
    }
    ... ..

    if(ECC_Enable==1)
    {
        //Enable ECC
        //0xB0000000: ECC_EN=1, ECC_VERIFY_EN=1, RMW_EN=1
        //0x50000000: ECC_EN=1, ECC_VERIFY_EN=0, RMW_EN=1
        DDR3A_ECC_CTRL = 0xB0000000;
        read_val = DDR3A_ECC_CTRL;
        if(read_val!=0xB0000000){
            GEL_TextOut("\nIncorrect data written to DDR3A_ECC_CTRL..");
        }
    }
}

```

图 9. GEL Script to Enable ECC and RMW

4.2 Verification and Diagnostics

Frequently, it may be required to verify the proper operation of the ECC, especially when the final product is presented to an independent safety compliance assessment body. A simple technique to prove out the proper operation of ECC may be:

1. Enable ECC, write a set of data to DDR. The data could be a combination of aligned and non-aligned bytes.
2. Read and verify these data matched to originals.
3. Disable the ECC by changing the control register.
4. Write a modified data set to the same address, modified means some data has 1 bit errors and some data has 2 or more bits of errors.
5. Reenable ECC.
6. Read back these data and compare with original, verify that single bit error counter increased when accessing single bit modified data, and a kernel panic happened when more than one bit modified data is accessed.

This procedure must be performed to ensure that no other DDR access is present. A real-life random memory bit error may be generated in a laboratory where the device is running under bombardment of high-energy particles such as a high-energy physics accelerator facility.

4.3 ECC Error Handling

Kernels of operating systems typically handle ECC error interrupts. Single-bit errors are automatically corrected when the data is presented to the host, however, data stored in the memory is not corrected. To reduce the probability of another single-bit error from happening in the same quanta block, perform software scrubbing where a scrubbing software performs periodic access to ECC-protected DDR space. When a single-bit error occurs, the scrubbing software first reads, and then writes back the correct data so the memory content is correct. Current K2G Processor SDK Linux® kernel does not perform scrubbing. For a 1-bit ECC error, no direct interrupt will be generated, instead the EMIF can be programmed with a threshold to its ECC Error Count Register. An interrupt will be generated so the host software can re-write memory addresses containing error bits.

The 2-bit ECC will immediately trigger an interrupt to the host, typically causes a kernel panic and subsequently causes a device reset.

4.4 Processor SDK Software Support

Both Linux and RTOS branch of the Processor SDK support initialization, verification and error handing of the ECC. Table II lists sub-modules in each branch related to ECC functions.

ECC and RMW are enabled by default in both Processor SDK Linux and Processor SDK TI-RTOS to match to K2G GP EVM hardware. But can be disabled if not required by customer systems.

表 2 lists software support for DDR ECC.

表 2. Software Support for DDR ECC

OPERATIONS	DESCRIPTION	PROCSDK-RTOS	PROCSDK-Linux
Enablement / Initialization	Enable data macros, leveling and training	GEL file scripts	u-boot
Memory Initialization	Initialize memory for correct syndrome	Yes	u-boot
Kernel Handling – Scrubbing	Frequently scrub memory to correct single-bit errors in memory device	No (user software)	No (user software)

表 2. Software Support for DDR ECC (continued)

OPERATIONS	DESCRIPTION	PROCSDK-RTOS	PROCSDK-Linux
Kernel Handling – Unrecoverable	Cause kernel panic if double-bit error is encountered	Not supported (user software)	Kernel Panic
Verification / Diagnostics	Utility or example to verify ECC support	Example code (user software)	Linux Utility (user software)

5 Test Data

For DDR access 8-byte aligned addresses, the ECC is transparently read and verified by the hardware controller. Therefore no impact on latency or memory throughput is expected. 表 3 lists measured block data transfers from the C66x L2 memory to the DDR space, with- and without- ECC enabled in the controller.

表 3. Throughput Comparison of DDR ECC With and Without ECC Enabled

TEST	SOURCE	DESTINATION	ACNT	BCNT	BIT LENGTH	THROUGHPUT
1	DSP L2	DDR3L	16384	1	131072	98.27%
2	DSP L2	DDR3L	32768	1	262144	99.13%
3	DSP L2	DDR3L	1	32768	262144	99.19%
5	DSP L2	DDR3L	2	32768	524288	99.59%
6	DSP L2	DDR3L	4	32768	1048576	99.65%
7	DSP L2	DDR3L	8	32768	131072	98.27%

In cases where non-aligned write access made to the DDR, the RMW procedure will be performed, where the DDREMIF controller first read the aligned data from the DDR, merge with requested write bytes, re-calculate ECC error correction code, then write to the DDR memory. Latency due to RMW operation is dependent on the background simultaneous access to the DDR, and the DDR command and data FIFO fill levels.

6 Design Files

The design files for the K2G General Purpose EVM may be found at <http://www.ti.com/tool/evmk2gx>.

7 Related Documentation

1. *Keystone II Architecture DDR3 Memory Controller User's Guide* ([SPRUHN7](#))
2. *Hardware Design Guide for KeyStone II Devices* ([SPRABV0](#))
3. *DDR3 Design Requirements for KeyStone Devices* ([SPRAB11](#))
4. *Advantages of ECC Memory*, <https://www.pugetsystems.com/labs/articles/Advantages-of-ECC-Memory-520/>
5. *66AK2Gx Multicore DSP + ARM KeyStone II System-on-Chip (SoC) Technical Reference Manual* ([SPRUHY8](#))

7.1 商标

KeyStone is a trademark of Texas Instruments.
 Arm is a registered trademark of ARM Limited.
 Linux is a registered trademark of Linus Torvalds.

8 About the Author

DR. JIAN WANG is a Chip Architect with the Catalog Processor Group. Dr. Wang joined TI in 2006 as a Video Systems Engineer, working on Davinci family of digital media processors. His recent roles focus on SOC system architecture for machine vision and next-generation industrial applications.

修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (April 2016) to B Revision	Page
• 将文档标题更改为“66AK2Gx”	1
• 添加了 66AK2G12 产品文件夹	1
• 将 EVM 工具文件夹更改为 EVMK2G (1GHz 版本)	1
• Changed "at 600 MHz" to "up to 1000 MHz" for both Cortex-A15 and C66x	2
• Added MSMC subsystem details.....	2
• Changed datasheet URL to 66AK2G12 version (SPRSP07)	11

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司