








TPS7H4003-SEP ZHCSPL6 - JANUARY 2022

TPS7H4003-SEP 采用增强型航天塑料的抗辐射 3V 至 7V 输入、18A 同步降压转换器

1 特性

- 辐射性能:
 - SEL、SEB 和 SEGR 对于
 - LET 的抗扰度高达 43MeV-cm²/mg - SET和 SEFI的
 - LET 特征值高达 43MeV-cm²/mg
 - 每个晶圆批次的保障 TID 高达 50krad(Si)
- 峰值效率:94%(100kHz时,Vo=1V)
- 集成式 17m Ω 和 9m Ω MOSFET
- 电源轨: 3V 至 7V (输入电压)
- 灵活的开关频率选项:
 - 100kHz 至 1MHz 可调内部振荡器
 - 外部同步功能: 100kHz 至 1MHz
 - 可将 SYNC 引脚配置为 500kHz 时钟频率、90° 相位差以并联多达4个器件
- 在温度、辐射以及线路和负载调节范围内提供 0.6V ±1.7% 的基准电压
- 单调启动至预偏置输出
- 可调斜坡补偿和软启动
- 可实现电源定序的可调输入使能和电源正常输出
- 44 引脚 PowerPAD[™] HTSSOP 封装
- 增强型航天塑料:
 - 受控基线
 - Au 键合线和 NiPdAu 铅涂层
 - 采用增强型模塑化合物实现低释气
 - 制造、组装和测试一体化基地
 - 延长了产品生命周期
 - 延长了产品变更通知
 - 产品可追溯性



2 应用

- 太空卫星负载点电源
- 通信负载
- 光学成像有效载荷

3 说明

TPS7H4003-SEP 是一款具有集成式低电阻高侧和低 侧 MOSFET 的 7V、18A 抗辐射同步降压转换器,采 用热增强型 34 引脚陶瓷扁平封装。通过电流模式控 制,可实现高效率并能减少元件数量。

输出电压启动斜坡由 SS/TR 引脚控制,该引脚既支持 独立电源运行,又支持跟踪模式。正确配置使能与电源 正常引脚也可实现电源定序。TPS7H4003-SEP 可配 置为初级-次级模式,并且通过 SYNC2 引脚,无需外 部时钟即可并行配置四个器件。

高侧 FET 的逐周期电流限制可在过载情况下保护器 件,并通过低侧拉电流保护功能防止电流失控,增强限 制效果。此外,还提供关闭低侧 MOSFET 的低侧灌电 流保护功能,以防止过多的反向电流。当芯片温度超过 热限值时,热关断会禁用此器件。

哭件信息

器件型号 ⁽¹⁾	等级	封装
TPS7H4003MDDWSEP		HTSSOP (44)
TPS7H4003MDDWTSEP		6.10mm × 14.00mm 质量 = 243.8mg ⁽²⁾

(1)如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

(2) 质量误差在±10%以内。





Table of Contents

	特性 应用	
3	说明	. 1
	Revision History	
5	Pin Configuration and Functions	3
6	Specifications	
	6.1 Absolute Maximum Ratings	. 5
	6.2 ESD Ratings	
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	6
	6.6 Typical Characteristics	. 9
7	Detailed Description	
	7.1 Overview	
	7.2 Functional Block Diagram	18
	7.3 Feature Description	
	7.4 Device Functional Modes	

8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Documentation Support	
11.2 接收文档更新通知	
11.3 支持资源	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	44

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
January 2022	*	Initial Release



5 Pin Configuration and Functions




图 5-1. DDW Package 44-Pin HTSSOP (Top View)

表 5-1. Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NAME		DESCRIPTION
1, 2, 10, 35	GND	—	Return for control circuitry.
3, 42 - 44	NC	I	No connect.
4	EN	I	EN pin is internally pulled up allowing for the pin to be floated to enable the device.
5	RT	I/O	A resistor connected between RT and GND sets the switching frequency of the converter. The switching frequency range is 100 kHz to 1 MHz. When an external clock is used, RT must be selected such that the set switching frequency coincides with the frequency of the applied clock. Leaving this pin floating sets the internal switching frequency to 500 kHz and SYNC1 and SYNC2 become output clocks at 500 kHz, with SYNC1 aligned with the converter switching and SYNC2 90° out of phase.
6, 7	VIN	I	Input power for the control circuitry of the switching regulator.

3



表 5-1. Pin Functions (continued)

PIN NO. NAME		1/0	DESCRIPTION		
		1/0	DESCRIPTION		
8	SYNC1	I/O	SYNC1 is an input when an external clock is provided. The frequency of the external clock should match the switching frequency that is set by the resistor between RT and GND. With an external clock applied, the converter switching action is 180° out of phase with the external clock. When RT is floating, SYNC1 serves as an output of a 500-kHz clock signal that is in phase with the converter switching action. SYNC1 can be used in combination with SYNC2 in order to connect up to four devices in parallel.		
9	SYNC2	I/O	SYNC2 is used for connecting multiple devices in parallel. For the primary device, with RT floating, SYNC2 outputs 500-kHz signal that is 90° out of phase with the SYNC1 output clock. For the secondary devices, in which RT is populated, SYNC2 is used to configure the phase of the input clock signal on SYNC1. When SYNC2 is connected to VIN, the internal clock of the secondary device is in phase with clock provided at SYNC1. When SYNC2 is connected to GND, the input clock signal at SYNC1 is internally inverted.		
11 - 15	PVIN	I	Input power for the output stage of the switching regulator.		
16 - 22	PGND	_	Return for low-side power MOSFET.		
23 - 34	PH	0	Switch phase node.		
36	PWRGD	0	Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, overvoltage, or EN shutdown, or during soft-start.		
37	RSC	I/O	A resistor to GND sets the desired slope compensation.		
38	SS/TR	I/O	Soft-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.		
39	VSENSE	I	Inverting input of the gm error amplifier.		
40	COMP	I/O	Error amplifier output and input to the output switch current comparator. Connect frequency compensation to this pin.		
41	REFCAP	0	Required 470-nF external capacitor for internal reference.		
PowerPAD™		_	Used for heat sinking by soldering to GND copper on printed circuit board.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN	- 0.3	7.5	
	PVIN	- 0.3	7.5	
	EN	- 0.3	7.5	
	RSC	- 0.3	3.3	
	VSENSE	- 0.3	3.3	
Input voltage	COMP	- 0.3	3.3	V
	PWRGD	- 0.3	7.5	
	SS/TR	- 0.3	3.3	
	RT	- 0.3	3.3	
	SYNC1	- 0.3	7.5	
	SYNC2	- 0.3	7.5	
Output voltage	REFCAP	- 0.3	3.3	
	PH	- 1	7.5	V
	PH 10-ns transient	- 3	7.5	
Vdiff	(GND to exposed thermal pad)	- 0.2	0.2	V
Source current	PH		Current limit	А
	RT		±100	μΑ
	РН		Current limit	А
Sink current	PVIN		Current limit	Α
	СОМР		±200	μA
	PWRGD	- 0.1	5	mA
Operating junction tempe	rature	- 55	150	°C
Storage temperature, T _{stg}	3	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V		
V _(ESD)	Liechostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
I _{OUT}	Maximum switching current			18	А
TJ	Junction operating temperature	- 55		125	°C



6.4 Thermal Information

		TPS7H4003-SEP	
	THERMAL METRIC ⁽¹⁾	HTSSOP	UNIT
		44 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	23.7	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	12.4	°C/W
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	1.2	°C/W
R _{0 JB}	Junction-to-board thermal resistance	6.8	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	6.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953)

6.5 Electrical Characteristics

 T_J = $\,-$ 55°C to 125°C, V_{IN} = P_{VIN} = 3 V to 7 V (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN AND PVIN PINS)						
PVIN operating input voltage			3.0		7.0	V
PVIN internal UVLO threshold	PVIN rising		2.425	2.50	2.575	V
PVIN internal UVLO hysteresis	Load = 0 A		425	450	475	mV
VIN operating input voltage			3.0		7.0	V
VIN internal UVLO threshold	VIN rising		2.71	2.75	2.80	V
VIN internal UVLO hysteresis			134	150	178	mV
VIN shutdown supply current	V _{EN} = 0 V			2.32	2.85	mA
VIN operating - non switching supply current	V _{SENSE} = V _{BG}			4	6	mA
ENABLE AND UVLO (EN PIN)			I			
	Rising		1.110	1.14	1.172	
Enable threshold	Falling	Falling		1.11	1.148	V
Input current	V _{EN} = 1.1 V	V _{EN} = 1.1 V		6.1	7.6	μA
Hysteresis current	V _{EN} = 1.3 V	V _{EN} = 1.3 V		3.0	3.9	μA
VOLTAGE REFERENCE						
Internal voltage reference initial tolerance	$0 \text{ A} \leq \text{lout} \leq 18 \text{ A}, 25^{\circ}\text{C}$		0.598	0.605	0.613	V
	$0 A \leq lout \leq 18 A$	- 55 ℃	0.594	0.602	0.609	V
		- 40 ℃	0.596	0.602	0.608	
Internal voltage reference		85 ℃	0.600	0.606	0.613	
		125℃	0.599	0.607	0.614	
REFCAP voltage	REFCAP = 470 nF		1.189	1.209	1.228	V
MOSFET						
		- 55 ℃		16	18	
	PVIN = VIN = 3 V, lead length = 3 mm	25℃		19	21	
		125℃		23	27	mΩ
		- 55 ℃		14	16	
High-side switch resistance ⁽¹⁾	PVIN = VIN = 5 V, lead	25°C		17	19	
<u> </u>	length = 3 mm	125℃		20	23	
		- 55°C		13	15	
	PVIN = VIN = 7 V, lead length =	25 ℃		15	18	
	3 mm ⁽³⁾				22	
		125℃		19	22	



6.5 Electrical Characteristics (continued)

$T_J = -55^{\circ}C$ to 125°C, $V_{IN} = P_{VIN} = 3 V$ to 7 V (unless other	rwise noted)
------------------------------------------------------------------------------	--------------

PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
		- 55 ℃		7	11	mΩ
	PVIN = VIN = 3 V, lead length = 3 mm	25 ℃		9	12	
		125℃		13	17	
		- 55 ℃		6	10	
Low-side switch resistance ⁽¹⁾	PVIN = VIN = 5 V, lead length = 3 mm	25 ℃		9	11	
		125℃		12	15	
	PVIN = VIN = 7 V, lead length = $3 \text{ mm}^{(3)}$	- 55 ℃		5	9	
		25 ℃		8	10	
		125℃		11	14	
ERROR AMPLIFIER					I	
Error amplifier input offset voltage	V _{SENSE} = 0.6 V		- 2		2.55	mV
VSENSE pin input current	V _{SENSE} = 0.6 V		- 15		15	nA
Error amplifier transconductance (g _m)	- 2 μ A < I _{COMP} < 2 μ A,	V _(COMP) = 1 V	1150	1800	2400	μS
Error amplifier DC gain ⁽²⁾	V _{SENSE} = 0.6 V	()		10000		V/V
Error amplifier source			100	140	190	μA
Error amplifier sink		out overdrive	100	140	190	μA
Error amplifier output resistance				7		MΩ
		- 55 ℃	28	38	49	S
COMP to Iswitch gm ⁽³⁾	COMP = 0.5 V	25 ℃	29	40	50	
		125 ℃	30	41	52	
OVERCURRENT PROTECTION	1	I	I		I	
High-side switch current limit threshold ⁽³⁾	V _{IN} = 7 V			27	34	А
Low-side switch sourcing overcurrent threshold ⁽³⁾	V _{IN} = 7 V			25	32	А
Low-side switch sinking overcurrent threshold ⁽³⁾	V _{IN} = 7 V		3.5	6		А
SLOPE COMPENSATION	1					
	f _{SW} = 100 kHz, RSC = 1.1 MΩ			- 1.2		
Slope compensation ⁽⁴⁾	f _{SW} = 500 kHz, RSC = 196 kΩ		- 6.0			A/µs
	f _{SW} = 1000 kHz, RSC = 80.6 kΩ			- 16.0		
THERMAL SHUTDOWN	-					
Thermal shutdown				190		°C
Thermal shutdown hysteresis				18		°C
INTERNAL SWITCHING FREQUENCY					·	
Internally set frequency	RT = Open	VIN = 3 V	444	473	515	kHz 5 5 5 5 5 5 6 7 1
		VIN = 5 V	449	502	560	
	RT = 1.07 M Ω (1%)	VIN = 3 V	80	98	125	
		VIN = 5 V	80	100	125	
Externally set frequency	RT = 165 k Ω (1%)	VIN = 3 V	455	495	535	
, , , ,		VIN = 5 V	475	523	615	
	RT = 73.2 k Ω (1%)	VIN = 3 V	689	850	1011	
		VIN = 5 V	760	986	1212	



6.5 Electrical Characteristics (continued)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
EXTERNAL SYNCHRONIZATION				I		
SYNC1/SYNC2 out low-to-high rise time (10%/90%)	Cload = 25 pF		70	180	ns	
SYNC1/SYNC2 out high-to-low fall time (90%/10%)	Cload = 25 pF		10	21	ns	
SYNC2 to SYNC1 rising edge phase shift		77	85	94	٥	
SYNC1 falling edge delay ⁽³⁾		165	180	185	٥	
SYNC1/SYNC2 out high level threshold	I _{OH} = 50 μA	VIN - 0.3			V	
SYNC1/SYNC2 out low level threshold	I _{OL} = 50 μA			600	mV	
	PVIN = VIN = 3 V			800		
SYNC1/SYNC2 in low level threshold	PVIN = VIN = 5 V			800	mV	
	$PVIN = VIN = 7 V^{(3)}$			800		
	PVIN = VIN = 3 V	2.25				
SYNC1/SYNC2 in high level threshold	PVIN = VIN = 5 V	3.5			V	
	$PVIN = VIN = 7 V^{(3)}$	4.9				
SYNC1 in frequency range	PVIN = VIN = 5 V	100		1000	kHz	
SYNC1 in duty cycle range	Duty cycle of external clock	40		60	%	
PH (PH PIN)	1			I		
Minimum on time	Measured at 10% to 90% of VIN, I_{PH} = 2 A, VIN = 3 V		190	235	20	
	Measured at 10% to 90% of VIN, I_{PH} = 2 A, VIN = 5 V		190	225	ns	
SOFT START AND TRACKING (SS/TR PIN)						
SS charge current		1.5	2.5	3	μA	
SS/TR to VSENSE matching ⁽³⁾	V _(SS/TR) = 0.3 V		30	90	mV	
POWER GOOD (PWRGD PIN)						
	V _{SENSE} falling (fault)	90	91		- %VREF	
VSENSE threshold	V _{SENSE} rising (good)		94	97		
VSENSE uneshold	V _{SENSE} rising (fault)		109	111		
	V _{SENSE} falling (good)	103	106			
Output high leakage	V _{SENSE} = VREF, V(PWRGD) = 5 V		30	181	nA	
Output low	I _(PWRGD) = 2 mA			0.3	V	
Minimum VIN for valid output	V _(PWRGD) < 0.5 V at 100 μ A		0.6	1	V	
Minimum SS/TR voltage for PWRGD				1.1	V	

Measured at pins.
 Ensured by design only. Not tested in production.
 Bench verified. Not tested in production.


(4) Example values are shown in the table. Actual values are application specific and should be calculated as detailed in the *Slope Compensation* section.




6.6 Typical Characteristics






































7 Detailed Description

7.1 Overview

The device is a 7-V, 18-A synchronous step-down (buck) converter with two integrated MOSFETs; a PMOS for the high side and a NMOS for the low side. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which also simplifies external frequency compensation. The wide switching frequency, 100 kHz to 1 MHz, allows for efficiency and size optimization when selecting the output filter components. The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 18 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

The device is designed for safe monotonic startup into prebiased loads. The default start up is when VIN is typically 2.75 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. The total operating current for the device is approximately 4 mA when not switching and under no load. When the device is disabled, the supply current is typically 2.3 mA.


The device has a power-good comparator (PWRGD) with hysteresis, which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET, which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage VREF and asserts high when the VSENSE pin voltage is 94% to 106% of the VREF.

The SS/TR (soft-start/tracking) pin is used to minimize inrush currents or provide power-supply sequencing during power-up. A small-value capacitor or resistor divider should be coupled to the pin for soft-start or critical power-supply sequencing requirements. If VSENSE is greater than the voltage at SS during startup, the device will enter into a pulse-skipping mode.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power-good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the VREF. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections, which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the soft-start circuit automatically when the junction temperature drops 18°C (typical) below the thermal shutdown trip point.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system. Both pins have an input voltage range from 3 V to 7 V. A voltage divider connected to the EN pin can adjust the input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power-up behavior.

7.3.2 Voltage Reference

The device generates an internal 1.21-V bandgap reference that is utilized throughout the various control logic blocks. This is the voltage present on the REFCAP and SS/TR pins during steady state operation. This voltage is divided down to 0.605 V to produce the reference for the error amplifier. The error amplifier reference is measured at the COMP pin to account for offsets in the error amplifier and maintains regulation within $\pm 1.7\%$ across line, load, temperature, and TID as shown in the *Electrical Characteristics*. A 470-nF capacitor to ground is required at the REFCAP pin for proper electrical operation as well as to ensure robust SET performance of the device.



7.3.3 Adjusting the Output Voltage

$$R_{BOTTOM} = \frac{V_{REF}}{VOUT - V_{REF}} \times R_{TOP}$$
(1)

where

V_{REF} = 0.605 V

7.3.4 Safe Start-Up Into Prebiased Outputs

The device prevents the low-side MOSFET from discharging a prebiased output lower than the configured output voltage through the VSENSE pin.

7.3.5 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.605-V voltage reference. The transconductance of the error amplifier is 1800 μ A/V during normal operation. The frequency compensation network is connected between the COMP pin and ground. The error amplifier DC gain is typically 10,000 V/V.

7.3.6 Enable and Adjust UVLO

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device enables operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low I_q state. The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150-mV typical.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN in split-rail applications, then the EN pin can be configured as shown in \mathbb{X} 7-1, \mathbb{X} 7-2, and \mathbb{X} 7-3. A ceramic capacitor in parallel with the bottom resistor R₂ is recommended to reduce noise on the EN pin as used in the TPS7H4003-SEP evaluation module (EVM). See the *TPS7H4003EVM-CVAL Evaluation Module (EVM) User's Guide* for more information.

The EN pin has a small pullup current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by I_h after the EN pin crosses the enable threshold. Calculate the UVLO thresholds with 5程式 2 and 5程式 3.






图 7-1. Adjustable VIN UVLO





图 7-2. Adjustable PVIN UVLO





$$R_{1} = \frac{V_{\text{START}} \times \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}} - V_{\text{STOP}}}{I_{p} \left(1 - \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}}\right) + I_{h}}$$
(2)
$$R_{1} \times V_{\text{ENFALLING}}$$

$$R_{2} = \frac{R_{1} \times V_{\text{ENFALLING}}}{V_{\text{STOP}} - V_{\text{ENFALLING}} + R_{1}(I_{p} + I_{h})}$$
(3)

where

- $I_h = 3 \mu A$ $I_p = 6.1 \mu A$ $V_{ENRISING} = 1.14 V$
- V_{ENFALLING} = 1.11 V •



7.3.7 Adjustable Switching Frequency and Synchronization (SYNC)

The switching frequency of the device supports three modes of operations. The modes of operation are set by the conditions on the RT, SYNC1, and SYNC2 pins. At a high level, these modes can be described as internal oscillator, external synchronization, and primary-secondary operation modes.

7.3.7.1 Internal Oscillator Mode

In internal oscillator mode, a resistor is connected between the RT pin and GND to configure the switching frequency, f_{SW} , of the device. The switching frequency is adjustable from 100 kHz to 1 MHz depending on the RT resistor value, which can be calculated using 方程式 4. 图 7-4 shows the relationship curve between the RT resistor value and the configurable switching frequency range. It is recommended that the SYNC2 pin be connected to GND for this mode of operation.

$$RT = 223260 \times f_{SW}^{-1.159}$$

(4)

where

- RT in k Ω
- f_{SW} in kHz




图 7-4. RT vs Switching Frequency

7.3.7.2 External Synchronization Mode

In external synchronization mode, a resistor is connected between the RT pin and GND corresponding to the external clock frequency as indicated in $\overline{\mathcal{F}}$ 4 and \mathbb{R} 7-4. During this mode of operation, the SYNC1 pin connects to the input clock and the SYNC2 pin must be connected to either GND or VIN depending on whether it is desired to invert the clock SYNC1 receives. When SYNC2 is connected to GND, the clock provided on SYNC1 is inverted. When SYNC2 is connected to VIN, the input clock signal on SYNC1 does not get inverted. As a result, external synchronization mode can be used to connect 2, 3, or 4 devices in parallel using an external clock (at any frequency between 100 kHz and 1 MHz) as long as the clocks used for each device are in the proper out of phase configuration. If no external clock signal is detected for 20 μ s, then the TPS7H4003-SEP transitions to its internal clock and a switching frequency that is determined by the value of the RT resistor. If no external clock is available, then the primary-secondary operation mode can also be used to connect devices in parallel.

7.3.7.3 Primary-Secondary Operation Mode

In primary-secondary mode, the RT pin of the primary device must be left floating. This sets the internal switching frequency of the device, f_{SW} to a typical 500 kHz and the SYNC1 pin becomes an output clock at the same frequency and phase as f_{SW} . In addition, the SYNC2 pin becomes an output clock at the same frequency but at 90° out of phase with respect to SYNC1. These SYNC1 and SYNC2 output clock signals, in combination with the state of the SYNC2 pins of the secondary devices, can be used to connect 2, 3, or 4 devices in parallel



configuration. 图 7-5 shows the SYNC1 and SYNC2 clock signals when the RT pin is floating in the primary device and how the signals can be used to generate the 90° out of phase clocks needed to connect 4 devices in parallel configuration (1 primary and 3 secondaries). The SYNC1b and SYNC2b indicate the clock signals being inverted either internally or due to the state of the SYNC2 pin in the secondary devices. When SYNC2 is connected to GND, the inverse functionality of the input clock signal in SYNC1 remains the same. When SYNC2 is connected to VIN, the input clock signal in SYNC1 does not get inverted. The RT pin of the secondary devices must have a resistor to GND corresponding to 500 kHz as indicated in 方程式 4 and 图 7-4.




图 7-5. SYNC1 and SYNC2 Clock Signals in Primary-Secondary Mode

 \mathbb{X} 7-6 shows the SYNC1 and SYNC2 output signals from the primary device as well as signals and connections needed to operate 4 devices in parallel configuration. The f_{SW} clock signal by each device represents the switching frequency signal for the respective device.






图 7-6. Parallel Operation With SYNC1 and SYNC2 Pins

The 3 modes previously described are summarized in $\frac{1}{8}$ 7-1.

表 7-1.	Switching	Frequency,	SYNC,	and RT	Pin Usage	Table
--------	-----------	------------	-------	--------	-----------	-------

MODE	RT PIN	SYNC1 PIN	SYNC2 PIN	SWITCHING FREQUENCY
Internal oscillator	Resistor to GND based on 뙪 7-4	Floating	GND	Configurable using internal oscillator from 100 kHz to 1 MHz depending on RT resistor value
External synchronization	011 🖾 7-4	External input clock. Signal will be inverted internally	GND or VIN	Internally synchronized to external clock between 100 kHz to 1 MHz
Primary	Float	Outputs 500-kHz clock in phase with internal switching frequency	Outputs 500-kHz clock at 90° out of phase with internal switching frequency	500 kHz

7.3.8 Soft-Start (SS/TR)

Copyright © 2022 Texas Instruments Incorporated



(5)

current (I_{SS}) is 2.5 μ A. When calculating the soft-start time t_{SS}, it is important to take into account the variation of the parameters C_{SS}, VREF and I_{SS} as these may cause t_{SS} to deviate from the nominal value in the actual implementation.

$$t_{SS}(ms) = \frac{0.8 \times C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$

When any of the following four scenarios occur the SS/TR pin is discharged:

- the input UVLO is triggered,
- the EN pin is pulled below 1.05 V,
- the high-side switch current limit threshold is exceeded, or
- a thermal shutdown event occurs.

With the exception of the scenario where the high-side current limit threshold is exceeded, the device will then stop switching and enter into low current operation. At the subsequent power-up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft-start behavior.

The device will enter into a pulse-skipping mode during start-up in the event that VSENSE is greater than the voltage at the SS/TR pin. During this period, the high-side switch will remain off and the low-side switch will remain on until VSENSE again falls below the voltage at SS/TR.

7.3.9 Power Good (PWRGD)

The PWRGD pin is an open-drain output. When the VSENSE pin is between 94% and 106% of the internal voltage reference, the PWRGD pin pulldown is deasserted and the pin floats. TI recommends to use a pullup resistor between 10 k Ω to 100 k Ω to a voltage source that is equal to or less than VIN. The PWRGD is in a defined state when the VIN input voltage is greater than 1 V but has reduced current sinking capability. The PWRGD achieves full current sinking capability when the VIN input voltage is above 3 V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low if:

- the input UVLO or thermal shutdown are asserted,
- the EN pin is pulled low, or
- the SS/TR pin is below 1.1 V.

7.3.10 Sequencing

Many of the common power-supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.

The sequential method is shown in 🕅 7-7 using two TPS7H4003-SEP devices. The PWRGD pin of the first device is coupled to the EN pin of the second device, which enables the second power supply after the primary supply reaches regulation.








图 7-8 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time, the pullup current source must be doubled in 方程式 5 as there is only one SS/TR capacitor. A similar situation applies if a resistor divider is used in the EN pin, that is, only one resistor divider is needed and the factor of 2 must be taken into account when calculating the resistor values. This ratiometric connection is the one used in primary mode as described in the Adjustable Switching Frequency and Synchronization (SYNC) section.




图 7-8. Ratiometric Start-Up Sequence

Ratiometric and simultaneous power-supply sequencing can be implemented by connecting the resistor network of R₁ and R₂ (shown in 图 7-9) to the output of the power supply that needs to be tracked or another voltage reference source. Using 方程式 6 and 方程式 7, the tracking resistors can be calculated to initiate the VOUT₂ slightly before, after, or at the same time as VOUT₁. 方程式 8 is the voltage difference between VOUT₁ and VOUT₂.

To design a ratiometric start-up in which the VOUT₂ voltage is slightly greater than the VOUT₁ voltage when VOUT₂ reaches regulation, use a negative number in 方程式 6 and 方程式 7 for $\triangle V$. 方程式 8 results in a positive number for applications where the VOUT₂ is slightly lower than VOUT₁ when VOUT₂ regulation is achieved.

The \triangle V variable is 0 V for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (V_{SS-OFFSET} = 30 mV) in the soft-start circuit and the offset created by the pullup current source (I_{SS} = 2.5 μ A) and tracking resistors, the V_{SS-OFFSET} and I_{SS} are included as variables in the equations.

To ensure proper operation of the device, the calculated R_1 value from 方程式 6 must be greater than the value calculated in 方程式 9.

$$R_{1} = \frac{VOUT_{2} + \Delta V}{V_{REF}} \times \frac{V_{SS-OFFSET}}{I_{SS}}$$

$$R_{2} = \frac{V_{REF} \times R_{1}}{VOUT_{2} + \Delta V - V_{REF}}$$

$$\Delta V = VOUT_{1} - VOUT_{2}$$
(6)
(7)
(8)



 $R_1 > 2800 \times VOUT_1 - 180 \times \Delta V$




图 7-9. Ratiometric and Simultaneous Start-Up Sequence

7.3.11 Output Overvoltage Protection (OVP)

The device incorporates an output OVP circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

7.3.12 Overcurrent Protection

The device is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side and low-side MOSFET.

7.3.12.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control, which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference, the high-side switch is turned off. In the event of an overcurrent detection, the following sequence of events occurs:

- 1. The SS/TR pin is discharged.
- 2. When the voltage at SS/TR falls below VSENSE, the device will stop switching.
- 3. As VOUT decreases, VSENSE does as well. At the point when VSENSE is equal to the voltage at SS/TR, the device will begin switching again.



7.3.12.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

When the low-side MOSFET turns off, the switch node voltage increases and forward biases the high-side MOSFET parallel diode (the high-side MOSFET is still off at this stage).

7.3.13 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 190°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 172°C (typical).

7.3.14 Turn-On Behavior

Minimum on-time specification determines the maximum operating frequency of the design. During soft-start, if the required duty cycle is less than the minimum controllable on-time, the device can enter into a pulse-skipping mode. Thus, instantaneous output pulses can be higher or lower than the desired voltage. This behavior is only evident when operating at high frequency with high bandwidth. When the minimum on-pulse is greater than the minimum controllable on-time, the turn-on behavior is normal.

7.3.15 Slope Compensation

The device adds a compensating ramp to the switch current signal for all duty cycles. The slope compensation adjusts the peak current during the charging of the inductor to avoid instability of the system. As a result, the ideal slope compensation is defined as the output voltage divided by the inductor size as shown in $\overline{\beta}$ Rt 10. The slope compensation, SC, can be configured with a resistor to GND connected to the RSC pin. The RSC resistor value, in k Ω , can be calculated using $\overline{\beta}$ Rt 11, where SC is in A/µs and f_{SW} is in kHz.

$$SC_{ideal} = \frac{di}{dt} = \frac{VOUT}{L}$$
 (10)
 $RSC = \frac{24000}{f_{SW}} + \frac{1040}{SC} - 30$ (11)

7.3.15.1 Slope Compensation Requirements

All the design parameters are relevant when configuring the slope compensation. The first requirement is that the inductor peak current I_{Lpeak} must be less than the compensated maximum high side FET current, I_{Lmax} as shown in 5程式 12.

$$I_{\text{Lpeak}} < I_{\text{Lmax}}$$
 (12)

 I_{Lpeak} can be calculated as shown in \overline{f} 程式 13, where K_L relates I_{ripple} the inductor ripple current, to I_O the output current, as shown in \overline{f} 程式 14.

$$I_{Lpeak} = I_0 + \frac{I_{ripple}}{2} = I_0 + \frac{K_L \times I_0}{2}$$
(13)



$$K_{L} = \frac{I_{ripple}}{I_{0}}$$
(14)

 I_{Lmax} is defined as the difference between the high side current limit specified in the *Electrical Characteristics*, and the change in current due to the ramp, I_{SC} as shown in $\overline{5}$ 程式 15. I_{SC} can be calculated using $\overline{5}$ 程式 16, where t_{ON} is the on time for the high side FET. t_{ON} depends on the switching frequency and is related to the duty cycle as shown in $\overline{5}$ 程式 17.

$$I_{Lmax} = I_{HS_{IL}} - I_{SC}$$
⁽¹⁵⁾

$$I_{SC} = SC \times t_{ON}$$
(16)

$$t_{\rm ON} = \frac{1}{f_{\rm SW}} \times D = \frac{1}{f_{\rm SW}} \times \frac{\rm VOUT}{\rm VIN}$$
(17)

The last requirement related to the slope compensation is related to the maximum value for K_L depending on the SC value selected so that the desired I_O can be supported. In other words, the maximum value for K_L such that I_{Lpeak} is less than I_{Lmax} . By substituting 5程式 16 and 5程式 17 into the combinations of 5程式 13 and 5程式 15, the equation for the maximum value for K_L can be derived as shown in 5程式 18.

$$K_{Lmax} < 2 \left[\frac{I_{HS_{IL}} - \frac{SC}{f_{SW}} \left(\frac{VOUT}{VIN} - 0.25 \right)}{I_0} - 1 \right]$$
(18)

7.3.16 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits shown in 图 7-10. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

The following design guidelines are provided for advanced users who prefer to compensate using the general method.




图 7-10. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency f_{co} . A good starting point is one-tenth of the switching frequency, f_{SW} .
- 2. R_3 can be determined by:

$$R_{3} = \frac{2\pi \times f_{co} \times V_{OUT} \times C_{OUT}}{gm_{ea} \times V_{REF} \times gm_{ps}}$$

where gm_{ea} is the transconductance of the error amplifier (1800 μ S), gm_{ps} is the transconductance of the power stage (40 S) and VREF is the reference voltage (0.605 V).

(19)



3. Place a compensation zero at the dominant pole calculated in 方程式 20 using C₁ and R₃. C₁ can be determined by 方程式 21.

$$f_{p} = \frac{1}{C_{OUT} \times R_{L} \times 2\pi}$$

$$C_{1} = \frac{C_{OUT} \times R_{L}}{R_{3}}$$
(20)
(21)

4. C₂ is optional. It can be used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor C_{OUT}.

$$C_2 = \frac{C_{OUT} \times R_{ESR}}{R_3}$$
(22)

7.4 Device Functional Modes

7.4.1 Fixed-Frequency PWM Control

The device uses fixed frequency, peak current mode control. As a synchronous buck converter, the device normally operates in continuous current mode under all load conditions. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier, which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference, which compares to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.



8 Application and Implementation

备注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The TPS7H4003-SEP device is a highly-integrated synchronous step-down DC-DC converter. The device is used to convert a higher DC-DC input voltage to a lower DC output voltage with a maximum output current of 18 A.

The TPS7H4003-SEP user's guide is available on the TI website, *TPS7H4003EVM-CVAL Evaluation Module* (*EVM*) User's Guide. The guide highlights standard EVM test results, schematic, and BOM for reference.

8.2 Typical Application







8.2.1 Design Requirements

This example highlights a design using the TPS7H4003-SEP based on its evaluation module. For more details, please refer to the EVM user's guide, *TPS7H4003EVM-CVAL Evaluation Module (EVM) User's Guide*. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

DESIGN PARAMETER	EXAMPLE VALUE			
Output voltage	1 V			
Maximum output current	18 A			
Transient response 9-A load step	∆ VOUT = 5%			
Input voltage	5 V			
Output voltage ripple	20 mVp-p			
Start input voltage (rising V_{IN})	4.5 V			
Stop input voltage (falling V _{IN})	4.3 V			
Switching frequency	500 kHz			

8.2.2 Detailed Design Procedure

8.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter' s efficiency and thermal performance. In this design, a switching frequency of 500 kHz is selected. Since the regulator can internally generate a 500-kHz switching frequency, no RT resistor is necessary but can be used if desired.

8.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use 方程式 23. K_L is a coefficient that represents the amount of inductor ripple current relative to the maximum output current, I_0 as shown in 方程式 14. The inductor ripple current is filtered by the output capacitor, therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer depending on specific system needs. Typical values for K_L range from 0.1 to 0.5. For low output currents, the value of K_L could be increased to reduce the value of the output inductor.

$$L = \frac{V_{INMAX} - VOUT}{I_0 \times K_L} \times \frac{VOUT}{V_{INMAX} \times f_{SW}}$$
(23)

For this design example, use $K_L = 0.1$ and the inductor value is calculated to be 0.9 μ H for nominal VIN = 5 V.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from 5程式 25 and 5程式 26.

$$I_{ripple} = \frac{V_{INMAX} - VOUT}{L} \times \frac{VOUT}{V_{INMAX} \times f_{SW}}$$
(24)

$$I_{Lrms} = \sqrt{I_0^2 + \frac{1}{12} \times \left(\frac{VOUT \times (V_{INMAX} - VOUT)}{V_{INMAX} \times L \times f_{SW}}\right)^2}$$
(25)

$$I_{Lpeak} = I_0 + \frac{I_{ripple}}{2}$$
(26)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback 31



For this design, the RMS inductor current is 18 A and the peak inductor current is 18.9 A. In order to satisfy all requirements, a 1- µ H Coilcraft XAL1580 inductor was used.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated previously. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

8.2.2.3 Output Capacitor Selection

There are several considerations in determining the value of the output capacitor. The selection of the output capacitor is driven by both the desired output voltage ripple and the allowable voltage deviation due to a large and abrupt change in load current. For space applications, the value of capacitance also has to account for the mitigation of single-event effects (SEE). The output capacitance needs to be selected based on the more stringent of these three criteria. It is also important to note that the value of the output capacitor directly influences the modulator pole of the converter frequency response, as shown in *Small Signal Model for Frequency Compensation*.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. $<math>\pi$ and π and π

$$C_{OUT} > \frac{2 \times \Delta I_0}{f_{SW} \times \Delta VOUT}$$
(27)

Where ΔI_0 is the change in output current, f_{SW} is the regulator switching frequency, and $\Delta VOUT$ is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in VOUT for a load step of 9 A. Also in this example, $\Delta I_0 = 9$ A and $\Delta VOUT = 0.05 \times 1 = 0.05$ V. Using these numbers gives a minimum capacitance of 720 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. However, for space applications and large capacitance values, tantalum capacitors are typically used, which have a certain ESR value to take into consideration.

方程式 28 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{SW} is the switching frequency, VOUT_{ripple} is the maximum allowable output voltage ripple, and I_{ripple} is the inductor ripple current. In this case, the maximum output voltage ripple is 20 mV and the inductor ripple current is 1.8 A. Under these conditions, 方程式 28 yields 22.5 μ F.

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{I_{ripple}}{VOUT_{ripple}}$$
(28)

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in, which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. <math><math><math>25 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, <math><math>25 yields 519 mA.

方程式 29 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. 方程式 29 indicates the ESR should be less than 11.11 m Ω .



$$R_{ESR} < \frac{VOUT_{ripple}}{I_{ripple}}$$

For this specific design, taking into consideration the stringent requirements for space applications, a total output capacitance of 2 mF with an equivalent ESR of approximately 2 m Ω has been selected. The output voltage deviation with this larger output capacitance was approximately 3.5% for a 9-A load step. This output voltage deviation can be further reduced by increasing the output capacitance.

8.2.2.4 Output Schottky Diode

8-1 shows a Schottky diode between the phase node pin (PH) and GND of the TPS7H4003-SEP. This external diode is in parallel with the internal low-side power FET of the device and typically has superior reverse recovery characteristics when compared to the body diode of the internal low-side FET. This improved reverse recovery provides two key benefits. The first benefit is an better overall efficiency for the converter due to lower losses associated with the diode reverse recovery. The second key advantage is that the parasitic-induced noise associated with the reverse recovery current pulse (as detailed in Figure 5 of *Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters*) is drastically reduced. In the absence of the Schottky diode, this noise can manifest itself on the power ground plane internal to the TPS7H4003-SEP. If significant enough, the noise can reduce the dynamic range of the error amplifier and result in higher output voltage ripple. For this reason, it is highly recommended to use the external Schottky diode in the converter design. At the least, a PCB footprint for the diode should be included in the PCB design phase in case it is needed to achieve the system requirements.

8.2.2.5 Input Capacitor Selection

The TPS7H4003-SEP requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μ F of effective capacitance on the PVIN input voltage pins, and 4.7 μ F on the VIN input voltage pin. In some applications additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS7H4003-SEP. The input ripple current can be calculated using 5 $\frac{30}{20}$.

$$I_{CINrms} = I_{O} \times \sqrt{\frac{V_{OUT}}{V_{IN}MIN}} \times \frac{(V_{IN}MIN} - V_{OUT})}{V_{IN}MIN}$$
(30)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example, six 16-V, 22- μ F ceramic capacitors and two 10-V, 330- μ F polymer tantalum capacitors in parallel have been selected as the VIN and PVIN inputs are tied together so the TPS7H4003-SEP may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using π at 31. Using the design example values, I_{OMAX} = 18 A, C_{IN} = 792 μ F, f_{SW} = 500 kHz, yields an input voltage ripple of 11.4 mV and a RMS input ripple current of 7.2 A.

$$\Delta \text{VIN} = \frac{\text{I}_{\text{OMAX}} \times 0.25}{\text{C}_{\text{IN}} \times \text{f}_{\text{SW}}}$$

8.2.2.6 Soft-Start Capacitor Selection

The soft-start capacitor C_{SS} , determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge

(31)

Copyright © 2022 Texas Instruments Incorporated



the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS7H4003-SEP reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using β 5. The example circuit has the soft-start time set to an arbitrary value of about 2 ms, which requires a 10-nF capacitor. In TPS7H4003-SEP, I_{SS} is 2.5-µA typical, and V_{REF} is 0.605 V.

8.2.2.7 Undervoltage Lockout (UVLO) Set Point

The UVLO can be adjusted using the external voltage divider network formed by R_1 and R_2 . R_1 is connected between VIN and the EN pin of the TPS7H4003-SEP and R_2 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above selected voltage (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below (UVLO stop or disable) voltage. $\beta R_{\pm} 2$ and $\beta R_{\pm} 3$ can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified in $\frac{1}{2} 8$ -1, the nearest standard resistor value for R_1 is 10 k Ω and for R_2 is 3.4 k Ω .

8.2.2.8 Output Voltage Feedback Resistor Selection

The resistor divider network R_{TOP} and R_{BOTTOM} is used to set the output voltage. For the example design, 10 k Ω was selected for R_{TOP}. Using <math><math><math><math><math> R_{BOTTOM} is calculated as 15.32 k Ω . The nearest standard 1% resistor is 15.4 k Ω .

8.2.2.8.1 Minimum Output Voltage

Due to the internal design of the TPS7H4003-SEP, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.605 V. Above 0.605 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by $\overline{\beta}$ at 32.

$$V_{OUTMIN} = V_{INMIN} \times t_{ON,MIN} \times f_{sw}$$

In this equation:

- V_{OUTMIN} is the minimum output voltage
- VINMIN is the minimum input voltage for the application
- t_{ON.MIN} is the minimum on-time for the device, for which the maximum specification is 235 ns
- f_{sw} is the switching frequency of the application.

8.2.2.9 Compensation Component Selection

There are several industry techniques used to compensate DC-DC regulators. For this design, type 2B compensation is used as shown in the *Small Signal Model for Frequency Compensation* section.

A good starting rule of thumb is to set the crossover frequency to one-tenth of the switching frequency. This will generally provide good transient response and ensure that the modulator poles do not degrade phase margin.

The compensation components can be calculated using $\overline{5}$ 程式 19 and $\overline{5}$ 程式 21. The values calculated for R₃ and C₁ are 8.66 k Ω and 12 nF, respectively. Note that frequency compensation is often tuned during testing in order to obtain the best possible performance.

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R_3 and C_1 . The pole frequency is given by 5程式 33.

$$f_{\rm p} = \frac{1}{2\pi \times R_3 \times C_2}$$

(33)

(32)



8.2.3 Parallel Operation

The TPS7H4003-SEP can be configured in primary-secondary mode to provide up to 72-A output current. 🗏 8-2 shows a parallel configuration that can be used to provide 36-A output.




图 8-2. Parallel Configuration Showing Primary and Secondary

The design procedure to configure the primary-secondary operation using the internal oscillator is as follows:

- The RT pin of the primary device must be left floating. This achieves two purposes, to set the frequency to 500 kHz (typical) using the internal oscillator and to configure the SYNC1 and SYNC2 pins of the primary device as output pins with a 500-kHz clock, in-phase and 90° out of phase, respectively to the internal oscillator of the primary device. For more details, see *Adjustable Switching Frequency and Synchronization* (SYNC) section.
- The RT pin on secondary device should be connected to a resistor such that the frequency of the secondary device matches the primary's frequency, 500 kHz in this case. See 图 7-4 for reference.
- SYNC1 and/or SYNC2 pin of the primary device must be connected to the SYNC1 pin of the secondary device(s).



- Only a single feedback network is connected to the VSENSE pin of the primary device. Therefore, all VSENSE pins must be connected.
- Only a single compensation network is needed connected to the COMP pin of the primary device. Therefore all COMP pins must be connected.
- Only a single soft-start capacitor is needed connected to the SS pin of the primary device. Therefore all SS pins must be connected.
- Only a single enable signal (or resistor divider) is needed connected to the EN pin of the primary device. Therefore all EN pins must be connected.
- Since the primary device controls the compensation, soft-start and enable networks, the factor of n must be taken into account when calculating the components associated with these pins, where n is the number of devices in parallel.

The primary-secondary mode can also be implemented using an external clock. In such case, a different frequency other than 500 kHz can be used. When using an external clock, the RT and SYNC pin configurations vary as follows:

- RT pins of both primary and secondary device must be connected to a resistor matching the frequency of the external clock being used. See 🛽 7-4 for reference.
- The external clock is connected to the SYNC1 pin of the primary device. A 10-k Ω resistor to GND should be connected to the SYNC1 pin as well.
- For two devices in parallel, an inverted clock (180° out of phase respect to the primary device) must be connected to the SYNC1 pin of the secondary device. A 10-k Ω resistor to GND should be connected to the SYNC1 pin as well. The SYNC2 pins of the primary and secondary devices should be connected to VIN.
- Another option for two devices in parallel is to use a single clock connected to the SYNC1 pins of both devices, with the SYNC2 pin of the primary device connected to VIN and the SYNC2 pin of the secondary device connected to GND.
- For four devices in parallel, the SYNC1 pin of each device can be supplied with a separate clock, each phase shifted 90° with respect to the other. In this configuration, all SYNC2 pins should be connected to VIN. There is also an option where two clocks can be used, where the second clock is phase shifted 90° with respect to the first. In this instance, the table below details how the SYNC1 and SYNC2 pins of each device should be configured.




图 8-3. Parallel Configuration With External Sync

= 0.0 Dia Ocama ationa fan Esun Danallal Davia as Usin	. Enternal Orma and True Olaska
表 8-2. Pin Connections for Four Parallel Devices Using	g External Sync and Two Clocks

Device	SYNC1 Pin	SYNC2 Pin
1	Clock 1	VIN
2	Clock 2	VIN
3	Clock 1	GND
4	Clock 2	GND

The operation of multiple devices in parallel has an impact on some of the component calculations. For instance, since the enable pins are all connected together, the UVLO calculation as presented in the *Enable and Adjust UVLO* section will be modified according to the following equations, in which n is the number of paralleled devices:

Copyright © 2022 Texas Instruments Incorporated



$$R_{1} = \frac{V_{\text{START}} \times \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}} - V_{\text{STOP}}}{n \times I_{p} \left(1 - \frac{V_{\text{ENFALLING}}}{V_{\text{ENRISING}}}\right) + (n \times I_{h})}$$

$$R_{2} = \frac{R_{1} \times V_{\text{ENFALLING}}}{V_{\text{STOP}} - V_{\text{ENFALLING}} + (n \times R_{1})(I_{p} + I_{h})}$$
(34)
(35)

Also, since all SS/TR pins will be connected for the paralleled devices, the soft-start calculation presented in the *Soft-Start (SS/TR)* section will be modified according to the following equation:

$$t_{SS}(ms) = \frac{0.8 \times C_{SS}(nF) \times V_{REF}(V)}{n \times I_{SS}(\mu A)}$$
(36)

The compensation design is detailed in the *Small Signal Model for Frequency Compensation* section. The equation for R_3 changes when the COMP pins of the devices in parallel are connected:

$$R_{3} = \frac{2\pi \times f_{co} \times VOUT \times C_{OUT}}{n \times gm_{ea} \times V_{REF} \times n \times gm_{ps}} = \frac{2\pi \times f_{co} \times VOUT \times C_{OUT}}{n^{2} \times gm_{ea} \times V_{REF} \times gm_{ps}}$$
(37)

Note that for parallel operation, the equations for the other compensation components, C1 and C2, will remain unchanged and still be calculated as shown in 5程式 21 and 5程式 22 due to the updated R3 calculation.



8.2.4 Application Curve

The evaluation module for the TPS7H4003-SEP was used to capture a load step response of the device. The testing conditions were:

- VIN = PVIN = 5 V
- VOUT = 1 V
- Load step = 9 A to 18 A
- Switching frequency = 500 kHz




图 8-4. 9-A to 18-A Step Response for 500-kHz Switching Operation




图 8-5. 18-A to 9-A Step Response for 500-kHz Switching Operation



9 Power Supply Recommendations

The TPS7H4003-SEP is designed to operate from an input voltage supply range between 3 V and 7 V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7 μ F (after de-rating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, as well as additional bulk capacitance if the TPS7H4003-SEP device is located more than a few inches away from its input power supply. Bypass capacitors should be placed as close as possible to the input pins and have a low impedance path to GND.

Larger values of bypass capacitance will improve the response to radiation induced transients. The TPS7H4003-SEP Evaluation Module uses 6×22 -µF capacitors in addition to 2×330 -µF capacitors in parallel on the PVIN input. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies.



10 Layout

10.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See the *Layout Example* section for a PCB layout example.
- It is recommended to include a large topside area filled with ground. This top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS7H4003-SEP device to provide a thermal path from the exposed thermal pad land to ground. For operation at full rated load, the top side ground area together with the internal ground plane must provide adequate heat dissipating area.
- The GND pin should be tied directly to the thermal pad under the IC.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric. Make sure to connect this capacitor to the quieter analog ground trace rather than the power ground trace of the PVIN bypass capacitor.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- It is critical to keep the feedback trace away from inductor EMI and other noise sources. Run the feedback trace as far from the inductor, phase (PH) node, and noisy power traces as possible. Avoid routing this trace directly under the output inductor if possible. If not possible, ensure that the trace is routed on another layer with a ground layer separating the trace and inductor.
- Keep the resistive divider used to generate VSENSE voltage as close to the device pin as possible in order to reduce noise pickup.
- The RT and COMP pins are sensitive to noise as well, so components around these pins should be located as close as possible to the IC and routed with minimal lengths of trace.
- Make all of the power (high current) traces as short, direct, and thick as possible.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

Submit Document Feedback

42






图 10-1. PCB Layout Example





11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H4003EVM Evaluation Module (EVM) user's guide
- Texas Instruments, TPS7H4003-SEP Single-Events Effect (SEE) radiation report
- Texas Instruments, TPS7H4003-SEP Total-Ionizing Dose (TID) radiation report
- Texas Instruments, TPS7H4003-SEP Neutron-Displacement Damage (NDD) Characterization radiation report
- Texas Instruments, TPS7H4003-SEP Production Flow and Reliability reliability report

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
TPS7H4003MDDWSEP	ACTIVE	HTSSOP	DDW	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	7H4003	Samples
TPS7H4003MDDWTSEP	ACTIVE	HTSSOP	DDW	44	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	7H4003	Samples
V62/21609-01XE	ACTIVE	HTSSOP	DDW	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR		7H4003	Samples
V62/21609-01XE-T	ACTIVE	HTSSOP	DDW	44	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR		7H4003	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

11-Feb-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS7H4003MDDWSEP	DDW	HTSSOP	44	35	530	11.89	3600	4.9
V62/21609-01XE	DDW	HTSSOP	44	35	530	11.89	3600	4.9

DDW 44


GENERIC PACKAGE VIEW

PowerPAD TSSOP - 1.2 mm max height

6.1 x 14, 0.635 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PACKAGE OUTLINE

DDW0044F

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Features may differ or may not be present.




DDW0044F

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.




DDW0044F

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司