






TPS7A43



TPS7A43 具有电源正常状态指示功能、精密使能功能和可选中间输出轨的 50mA 85V 超低 IQ 低压降线性稳压器

1 特性

// Texas

输入电压: 4V 至 85V 宽输出 (OUT) 电压范围:

INSTRUMENTS

- 可调节: 1.24V 至 14.5V - 固定: 1.25V 至 5.0V • 可选中间输出 (MID_OUT):

- 10V、12V、15V

• 最大输出电流:

- 50mA (在 OUT 和 MID_OUT 之间共享)

• 在温度范围内的精度为 1%

超低 I_Q: 5.5 μ A

• 精密使能端

• 电源正常状态 (PG) 输出 (漏极开路)

热关断保护和过流保护

• 工作结温: -40°C 至 +125°C

封装: HVSSOP-10 (R _{θ JA} = 53.7°C/W)

2 应用

无线电动工具

直流电机和风扇


可编程逻辑控制器 (PLC)

现场变送器和过程传感器

烟雾和热量探测器

电动汽车充电基础设施

• 电池组



3 说明

TPS7A43 低压降 (LDO) 线性稳压器集 4V 至 85V 输入 电压范围和超低静态电流特性于一体。

此器件可支持各种输入电压(例如,15 芯电池和 24V 至

48V 线路电源),并可承受高达 85V 的线路瞬态电 压。这些特性帮助现代应用满足日益严苛的能源要求, 并有助于延长便携式电源解决方案的电池寿命。

TPS7A43 输出 (OUT) 可提供固定输出电压和可调输出 电压版本,后者可在精度为 1% 时将电压从 1.24V 调 14.5V。 该器件还提供第二中间输出 (MID_OUT),可使用 MVSEL 引脚设置为 10V、12V 和 15V,可用于偏置栅极驱动器以代替分立式调节 器。


TPS7A43 具有精密使能输入,可帮助使用来自输入端 的电阻分压器在固定和准确的阈值电压下启用或禁用 LDO.

电源正常状态 (PG) 输出用于监测反馈引脚电压,从而 指示输出电压的状态。EN 输入和 PG 输出可用于对系 统中多个电源进行排序。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A43	DGQ (HVSSOP, 10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



V_{MID OUT} = 12V、V_{OUT} = 3.3V、I_{OUT} = 50mA 时的线 路瞬态



Table of Contents


1 特性	1	7.4 Device Functional Modes	20
2 应用		8 Application and Implementation	<mark>2</mark> 1
3 说明		8.1 Application Information	<mark>2</mark> 1
4 Revision History		8.2 Typical Application	<mark>23</mark>
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	25
6 Specifications		8.4 Layout	25
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	27
6.2 ESD Ratings		9.1 Device Support	<mark>27</mark>
6.3 Recommended Operating Conditions		9.2 Documentation Support	<mark>27</mark>
6.4 Thermal Information		9.3 接收文档更新通知	<mark>27</mark>
6.5 Electrical Characteristics		9.4 支持资源	<mark>27</mark>
6.6 Typical Characteristics		9.5 Trademarks	
7 Detailed Description		9.6 Electrostatic Discharge Caution	<mark>27</mark>
7.1 Overview		9.7 术语表	
7.2 Functional Block Diagrams		10 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	28

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (September 2022) to Revision B (November 2022)	Page
• 更改了文档标题	1
Changes from Revision * (December 2020) to Revision A (September 2022)	Page
• 将文档状态从 预告信息 更改为量产数据	1



5 Pin Configuration and Functions








图 5-2. DGQ Package (Fixed), 10-Pin HVSSOP (Top View)

表 5-1. Pin Functions

	PIN			
NAME	DGQ (Adjustable)	DGQ (Fixed)	TYPE	DESCRIPTION
EN	6	6	Input	Precision enable pin. Driving this pin higher than $V_{\text{EN(HI)}}$ enables the device. Driving this pin lower than $V_{\text{EN(LOW)}}$ disables the device. This pin can be left floating to enable the device because the device features an internal pullup current source. If this pin is tied to the IN pin then the input voltage must not exceed 18 V; see the <i>Recommended Operating Conditions</i> table.
FB	2		Input	Feedback pin. Input to the control-loop error amplifier for the (OUT) output. This pin is used to set the output voltage of the device with the use of external resistors. For adjustable-voltage version devices only. This pin must not be left floating.
GND	5	5	_	Ground pin.
IN	10	10	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.
MID_OUT	8	8	Output	MID output pin. A capacitor is required from MID_OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from MID_OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the MID output capacitor as close to the MID_OUT and GND pins of the device as possible.
MVSEL1	4	4	Input	MID_OUT voltage-select pin. The MVSEL1 pin and MVSEL2 pin are used to set the MID_OUT voltage; see the MID_OUT voltage Setting section for details on how to set the MID_OUT voltage using these pins. Do not float this pin, instead tie this pin to GND if not used to set V _{MID_OUT} .
MVSEL2	7	7	Input	MID_OUT voltage-select pin. The MVSEL2 pin and MVSEL1 pin are used to set the MID_OUT voltage; see the MID_OUT voltage Setting section for details on how to set the MID_OUT voltage using these pins. Do not float this pin, instead tie this pin to GND if not used to set V _{MID_OUT} .
NC	9	9	_	No internal connection. This pin must be left floating to observe high voltage clearance between the IN and MID_OUT pins.
NC	_	2	_	No internal connection. This pin can be left floating or tied to the GND plane to improve thermal performance.
OUT	1	1	Output	Output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.

Copyright © 2022 Texas Instruments Incorporated



表 5-1. Pin Functions (continued)

	PIN					
NAME	DGQ (Adjustable)	DGQ (Fixed)	TYPE	DESCRIPTION		
PG	3	3	Output	Power-good pin. An open-drain output indicates when the output voltage reaches V _{IT(PG, RISING)} ; see the <i>Electrical Characteristics</i> table. If not used, this pin can be left floating or tied to the GND plane to improve thermal performance.		
Thermal pad	Pad	Pad	_	Exposed pad of the package. Connect this pad to ground or leave floating. Connect the thermal pad to a large-area GND plane for improved thermal performance.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	,	MIN	MAX	UNIT
	V _{IN}	- 0.3	90(3)	
	V _{OUT} (adjustable version)	- 0.3	V _{MID} + 0.3 ⁽⁴⁾	
	V _{OUT} (fixed version)	- 0.3	5.5	
	V _{MID_OUT}	- 0.3	V _{IN} + 0.3 ⁽⁵⁾	
Voltage ⁽²⁾	V _{FB}	- 0.3	5.5	V
	V _{EN}	- 0.3	20	
	V _{MVSEL1}	- 0.3	20	
	V _{MVSEL2}	- 0.3	20	
	V _{PG}	- 0.3	20	
Current	Maximum output	Internally lin	А	
Current	Maximum MID output	Internally limited		
Temperature	Operating junction, T _J	- 50	150	°C
Temperature	Storage, T _{stg}	- 65	150	O

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages with respect to GND.
- (3) Absolute maximum voltage, withstand 90 V for 200 ms.
- (4) $V_{MID_OUT} + 0.3 \text{ V or } 20 \text{ V (whichever is smaller)}$.
- (5) V_{IN} + 0.3 V or 20 V (whichever is smaller).

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TPS7A43

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	4	8	5 V
V _{MID_OUT}	MID output voltage	10	1:	5 V
V _{OUT}	Output voltage (adjustable version)	1.24	V _{MID_OUT} - V _{DO(OUT}	- V
V _{OUT}	Output voltage (fixed version)	1.25	5.	5 V
I _{OUT}	Output current	0	50 - I _{MID_OU}	T mA
I _{MID_OUT}	MID rail output current	0	5	0 mA
V _{MVSEL1}	MID voltage select input voltage 1	0	1	8 V
V _{MVSEL2}	MID voltage select input voltage 2	0	1	8 V
V _{EN}	Enable voltage	0	1/	8 V
V _{PG} ⁽¹⁾	Power-good voltage	0	1	8 V
C _{IN} (2)	Input capacitor		0.1	μF
C _{OUT} (2)	Output capacitor	1	2.2 10	D μ F
C _{MID_OUT} (2) (3)	MID output capacitor	3 × C _{OUT}		μF
TJ	Operating junction temperature	- 40	12	5 °C

- (1) Select pullup resistor to limit PG pin sink current when PG output is driven low. See the Power Good section for details.
- (2) All capacitor values are assumed to derate to 50% of the nominal capacitor value.
- (3) Maintain a 3:1 ratio between C_{MID_OUT} vs C_{OUT} for stability.

6.4 Thermal Information

		TPS7A43	
	THERMAL METRIC ⁽¹⁾ B PINS Junction-to-ambient thermal resistance 53.7 °C/W top) Junction-to-case (top) thermal resistance 76.6 °C/W Junction-to-board thermal resistance 26.8 °C/W Junction-to-top characterization parameter 3.6 °C/W Junction-to-board characterization parameter 26.7 °C/W	UNIT	
		8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	53.7	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	76.6	°C/W
R ₀ JB	Junction-to-board thermal resistance	26.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.7	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	9.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

specified at T_J = -40° C to +125 $^{\circ}$ C, V_{IN} = V_{OUT(nom)} + 1.5V or 4V, whichever is greater, FB tied to OUT (adjustable version only), I_{OUT} = 1 mA, I_{MID_OUT} = 0mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, and C_{OUT} = 1 μ F (unless otherwise noted); typical values are at T_J = 25 $^{\circ}$ C

PAF	RAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
∆ V _{OUT}		Adjustable version, V _{OUT} =	= V _{FB}	1.23	1.24	1.25	V	
	Output voltage accuracy	Fixed output version, T _J = 25℃		- 0.5		0.5		
∆ V _{OUT}	accuracy	Fixed output version		- 0.75		0.75	%	
V_{FB}	Feedback voltage	Adjustable version only			1.24		V	
		(V _{OUT(nom)} + 1 V or 4 V) ≤	V _{IN} ≤ 85 V	- 0.05		0.05	0.4	
∆ V _{OUT(∆VIN)}	Line regulation ⁽¹⁾	V _{MID OUT(nom)} + 1.5 V ≤ V	′ _{IN} ≤ 85 V	- 0.05		0.05	%	
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	$1 \text{ mA} \leqslant I_{\text{OUT}} \leqslant 50 \text{ mA},$ $I_{\text{MID_OUT}} = 0 \text{ mA}$		- 0.15		0.10	%	
			$ \begin{vmatrix} V_{MVSEL1} \leqslant V_{MVSEL1(LOW)}, \\ V_{MVSEL2} \leqslant V_{MVSEL2(LOW)} \end{vmatrix} $	14.4	15	15.6		
ΔV_{MID_OUT}	MID output voltage accuracy	V _{IN} = V _{MID_OUT} + 1.5 V	$ \begin{vmatrix} V_{MVSEL1} \leqslant V_{MVSEL1(LOW)} \\ \text{or } V_{MVSEL1} \geqslant \\ V_{MVSEL1(HIGH)}, \\ V_{MVSEL2} \geqslant V_{MVSEL2(HIGH)} \end{vmatrix} $	11.5	12	12.5	V	
			$ \begin{vmatrix} V_{\text{MVSEL1}} \geqslant V_{\text{MVSEL1(HIGH)}}, \\ V_{\text{MVSEL2}} \leqslant V_{\text{MVSEL2(LOW)}} \end{vmatrix} $	9.6	10	10.4		
$^{\Delta}$ V _{MID_OUT($^{\Delta}$}	Line regulation of MID output ⁽¹⁾	$(V_{MID_OUT(nom)})$ + 1.5 V \leq V _{IN} \leq 85 V, I_{MID_OUT} = 1 mA, I_{OUT} = 0 mA		- 0.1		0.1	%	
$^{\Delta}$ V_{MID_OUT} ($^{\Delta}$	Load regulation of MID output	1 mA \leq I _{MID_OUT} \leq 50 mA V _{IN} = V _{MID_OUT} + 1.5 V I _{OUT} = 0 mA		- 0.2		0.1	%	
V _{DO(OUT)}	Dropout voltage of V _{IN} to V _{OUT} (2)	I _{OUT} = 50 mA				800	mV	
V _{DO(OUT)}	Dropout voltage of V _{MID_OUT} to V _{OUT} (2)	I _{OUT} = 50 mA				200	mV	
V _{DO(MID_OUT)}	Dropout voltage of V _{IN} to V _{MID_OUT} (3)	I _{MID_OUT} = 50 mA				600	mV	
CL(OUT)	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$		100	125	145	mA	
CL(MID_OUT)	MID output current limit	$V_{OUT} = 0.9 \times V_{MID_OUT(nor)}$ $V_{IN} = V_{MID_OUT} + 1.5 V$	1),	118	145	165	mA	
		$I_{OUT} = I_{N}$	OUT = I _{MID_OUT} = 0 mA, T _J = 25°C			5.5	7	
I_{GND}	Ground pin current	$V_{IN} = V_{MID_OUT} + 1.5 V$	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			9	μA	
5.12	·	$I_{OUT} = 50 \text{ mA},$ $V_{IN} = V_{MID_OUT} + 1.5 \text{ V}$			185		•	
		$V_{EN} \leqslant V_{EN(LOW)}$,	$T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		710	1600	nA	
I _{SHUTDOWN}	Shutdown current	$V_{IN} = V_{MID_OUT(nom)} + 1.5$ V $I_{OUT} = I_{MID_OUT} = 0 \text{ mA}$	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			2100	nA	
		$V_{EN} \leqslant V_{EN(LOW)}$,	T _J = -40°C to +85°C		710	1900		
SHUTDOWN	Shutdown current	V_{IN} =85 V I_{OUT} = I_{MID_OUT} = 0 mA	T _J = -40°C to +125°C			2500	nA	
FB	FB pin current				10		nA	
MVSEL1	MVSEL1 pin current	V _{MVSEL1} = 18 V			10		nA	
MVSEL2	MVSEL2 pin current	V _{MVSEL2} = 18 V			10		nA	
I _{EN}	EN pin current	V _{EN} = 18 V			10		nA	
V _{MVSEL1(HIGH)}	MVSEL1 pin high- level input voltage			0.9			V	

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

specified at T_J = -40° C to +125 $^{\circ}$ C, V_{IN} = V_{OUT(nom)} + 1.5V or 4V, whichever is greater, FB tied to OUT (adjustable version only), I_{OUT} = 1 mA, I_{MID_OUT} = 0mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, and C_{OUT} = 1 μ F (unless otherwise noted); typical values are at T_J = 25 $^{\circ}$ C

PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
V _{MVSEL1(LOW)}	MVSEL1 pin low- level input voltage					0.3	V	
V _{MVSEL2(HIGH)}	MVSEL2 pin high- level input voltage						V	
V _{MVSEL2(LOW)}	MVSEL2 pin low- level input voltage					0.3	V	
V _{EN(HI)}	Enable rising threshold	Device enabled		1.15	1.24	1.35	V	
V _{EN(LOW)}	Enable falling threshold	Device disabled		1.11	1.19	1.28	V	
V _{EN(HYST)}	Enable pin hysteresis				50		mV	
V _{IT(PG,RISING)}	PG pin threshold rising	$R_{PULLUP} = 10 \text{ k} \Omega$, V_{OL} $V_{IN} \ge V_{UVLO(RISING)}$	_T rising,	88	93	96.5		
V _{HYS(PG)}	PG pin hysteresis	$R_{PULLUP} = 10 \text{ k}\Omega, V_{OL}$ $V_{IN} \ge V_{UVLO(RISING)}$	$R_{PULLUP} = 10 \text{ k}\Omega$, V_{OUT} falling,		3		%V _{OUT}	
V _{IT(PG,FALLING)}	PG pin threshold falling	$R_{PULLUP} = 10 \text{ k} \Omega$, V_{OUT} falling, $V_{IN} \ge V_{UVLO(RISING)}$		84	90	94.5		
V _{OL(PG)}	PG pin low level output voltage	V _{OUT} < V _{IT(PG,FALLING)} ,	V _{OUT} < V _{IT(PG,FALLING)} , I _{PG-SINK} = 500 μA			0.4	V	
I _{LKG(PG)}	PG pin leakage current	V _{OUT} > V _{IT(PG,RISING)} , V	V _{PG} = 18 V		5	130	nA	
				f = 10 Hz		76		
DCDD	Power-supply	- 20 m	f = 100 Hz		67			
PSRR _(OUT)	R _(OUT) rejection ratio of OUT rail	I _{OUT} = 20 mA	f = 1 kHz		82			
			f = 100 kHz		73		.ID	
			f = 10 Hz		61		dB	
D0DD	Power-supply		f = 100 Hz		64			
PSRR _(MID_OUT)	rejection ratio of MID_OUT rail	I _{MID_OUT} = 20 mA	f = 1 kHz		55			
			f = 100 kHz		47			
V _n	Output noise voltage	BW = 10 Hz to 100 kHz, V _{OUT} = 1.24 V			124		μ V _{RMS}	
T _{SD(shutdown)}	Thermal shutdown temperature	Shutdown, temperatur	e increasing		170		°C	

⁽¹⁾ Line regulation from Input of the LDO to the final output of the LDO.


⁽²⁾ V_{DO} is measured with V_{IN} = 0.95 × V_{OUT(nom)} for fixed output voltage versions. V_{DO} is not measured for fixed output voltage versions when V_{OUT} ≤ 3.1 V. For the adjustable output device, V_{DO} is measured with V_{FB} = 0.95 × V_{FB(nom)}.

⁽³⁾ $V_{DO(MID\ OUT)}$ is measured with $V_{IN} = 0.95 \times V_{MID\ OUT(nom)}$ for Mid output voltages.



6.6 Typical Characteristics


at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C



Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated

at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C





at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, $C_{MID~OUT} = 4.7~\mu$ F, $C_{OUT} = 1~\mu$ F, and $V_{IN} = V_{MID~OUT} + 1.5$ V (unless otherwise noted); typical values are at $T_{J} = 25$ °C




Submit Document Feedback

图 6-17. Line Transient

Copyright © 2022 Texas Instruments Incorporated


at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C



Copyright © 2022 Texas Instruments Incorporated




at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C




 V_{IN} = 65 V, V_{OUT} = 3.3 V, I_{OUT} = 1 mA to 50 mA to 1 mA, $I_{OUT} \mbox{ slew rate} = 1 \mbox{ A/} \mbox{ μ s}$

图 6-25. Load Transient (Rising Edge)




 V_{IN} = 65 V, V_{OUT} = 3.3 V, I_{MID_OUT} = 0 mA to 50 mA to 0 mA, I_{MID_OUT} slew rate = 1 A/ μ s, I_{OUT} = 0 mA

图 6-27. Load Transient (MID OUT)




 V_{IN} = 65 V, V_{OUT} = 3.3 V, I_{MID_OUT} = 1 mA to 50 mA to 1 mA, I_{MID_OUT} slew rate = 1 A/ μ s, I_{OUT} = 0 mA

图 6-29. Load Transient (MID_OUT)




 V_{IN} = 65 V, V_{MID_OUT} = 12 V, I_{MID_OUT} = 0 mA to 50 mA to 0 mA, I_{MID_OUT} slew rate = 1 A/ μ s, I_{OUT} = 0 mA

图 6-26. Load Transient (MID OUT)



 V_{IN} = 65 V, V_{MID_OUT} = 12 V, I_{MID_OUT} = 1 mA to 50 mA to 1 mA, I_{MID_OUT} slew rate = 1 A/ μ s, I_{OUT} = 0 mA

图 6-28. Load Transient (MID OUT)



 V_{IN} = 13 V, V_{OUT} = 3.3 V, V_{RMS} bandwidth = 10 Hz to 100 kHz

图 6-30. Spectral Noise Density vs Frequency and IOUT

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C





图 6-36. MID_OUT PSRR vs Frequency and VIN



at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = 0 mA, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C



7 Detailed Description

7.1 Overview

The TPS7A43 is an 85-V, low quiescent current, low-dropout (LDO) linear regulator. The very low I_Q performance makes the device an excellent choice for battery-powered or line-power applications that are expected to meet increasingly stringent standby-power standards.

The high accuracy over temperature and power-good indication make this device designed for meeting a broad range of microcontroller power requirements. The device features a selectable MID_OUT voltage pin to provide a secondary voltage to serve as a bias rail for gate drivers.

For increased robustness, the TPS7A43 also incorporates precision enable, output current limit, active discharge, and thermal shutdown protection. The operating junction temperature for this device is from -40° C to $+125^{\circ}$ C.

7.2 Functional Block Diagrams




图 7-1. Adjustable Version






图 7-2. Fixed Version

7.3 Feature Description

7.3.1 MID OUT Voltage Selection

The TPS7A43 features a MID_OUT voltage pin that provides a secondary output voltage supply in addition to the OUT pin, which is the main output voltage supply. The MID_OUT voltage can be set using the MVSEL1 and MVSEL2 pins; see the MID_OUT Voltage Setting section for more details.

7.3.2 Precision Enable

The TPS7A43 features a precision enable circuit. The enable pin (EN) is active high; thus, enable the device by forcing the voltage of the enable pin to exceed the $V_{EN(HI)}$ voltage; see the *Electrical Characteristics* table. Turn off the device by forcing the voltage of the enable pin to drop below the $V_{EN(LOW)}$ voltage; see the *Electrical Characteristics* table. EN is pulled high by a 50-nA current source; therefore, EN can be left floating to enable the device. Board-level leakage on the order of tens of nanoamperes can cause the EN pin to be pulled low when EN is left floating, so care must be taken to minimize leakage if this functionality is used.

If this pin is tied to the IN pin, the input voltage must not exceed 18 V; see the *Recommended Operating Conditions* table.

As shown in 🗵 7-3, an external resistor divider circuit can be used to enable the device using the input voltage.




图 7-3. Enable the Device Using the Input Voltage

The $V_{EN(HI)}$ (maximum) and $V_{EN(LOW)}$ (minimum) thresholds along with the application input voltage can be used to set the R_1 to R_2 resistor divider ratio. The values of the R_2 and R_1 resistors can also be optimized to minimize the leakage current through the divider.

7.3.3 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

7.3.4 Current Limit

The device has internal current limit circuits for both MID_OUT and OUT rails. These circuits protect the regulator during high-current load transient faults or shorting events on either rails. Both current limit circuits are brick-wall schemes with $I_{CL(MID_OUT)}$ being higher than $I_{CL(OUT)}$. In a high-current load transient fault, the brick-wall scheme limits the output current to the respective current limit ($I_{CL(MID_OUT)}$) or $I_{CL(OUT)}$), both of which are listed in the *Electrical Characteristics* table.

When the device is in either current limit, the output voltages are not regulated. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in either current limit, the corresponding pass transistor dissipates power. For instance, when the OUT rail is in current limit, the power dissipation can be calculated as $[(V_{IN} - V_{OUT}) \times I_{CL(OUT)}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the faulty output current condition continues, the device cycles between current limit and thermal shutdown with approximately a 5-ms time constant. For more information on current limits, see the *Know Your Limits* application note.

Copyright © 2022 Texas Instruments Incorporated

图 7-4 shows a diagram of the current limit.




图 7-4. Current Limit: Brick-Wall Scheme

7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large V_{IN} – V_{OUT} voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

When the thermal limit is triggered with the load current near the value of the current limit, the output can oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.6 Power Good

The power-good (PG) pin is an open-drain output and can be connected to a regulated supply through an external pullup resistor. The maximum pullup voltage is listed as V_{PG} in the *Recommended Operating Conditions* table. For the PG pin to have a valid output, the voltage on the IN pin must be greater than 4 V. When V_{OUT} exceeds $V_{IT(PG,RISING)}$, the PG output is high impedance and the PG pin voltage pulls up to the connected regulated supply. When the regulated output falls below $V_{IT(PG,FALLING)}$, the open-drain output turns on and pulls the PG output low after a short deglitch time. If output voltage monitoring is not needed, the PG pin can be left floating or connected to ground.

The recommended maximum PG pin sink current ($I_{PG-SINK}$) and the leakage current into the PG pin ($I_{LKG(PG)}$) are listed in the *Electrical Characteristics* table.

The PG pullup voltage (V_{PG_PULLUP}), the desired minimum power-good output voltage ($V_{PG(MIN)}$), and $I_{LKG(PG)}$ limit the maximum PG pin pullup resistor value (R_{PG_PULLUP}). V_{PG_PULLUP} , the PG pin low-level output voltage ($V_{OL(PG)}$), and I_{PG_SINK} limit the minimum R_{PG_PULLUP} . Maximum and minimum values for R_{PG_PULLUP} can be calculated from the following equations:

$$R_{PG_PULLUP(MAX)} = (V_{PG_PULLUP} - V_{PG(MIN)}) / I_{LKG(PG)_MAX}$$
(2)

$$R_{PG_PULLUP(MIN)} = (V_{PG_PULLUP} - V_{OL(PG)}) / I_{PG_SINK}$$
(3)

For example, if the PG pin is connected to a pullup resistor with a 3.3-V external supply, from the *Electrical Characteristics* table, $R_{PG_PULLUP(MAX)}$ is 25 M Ω . From the *Electrical Characteristics* table, $R_{PG_PULLUP(MIN)}$ is 6.6 k Ω .

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

	• •		•									
OPERATING	PARAMETER											
MODE	V _{IN}	V _{EN}	I _{MID_OUT}	I _{OUT}	TJ							
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V _{EN} > V _{EN(HI)}	I _{MID_OUT} < I _{MID_OUT(max)}	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$							
Dropout operation on MID_OUT	$V_{IN(min)} < V_{IN} < V_{MID_OUT(nom)} + V_{DO(MID_OUT)}$	V _{EN} > V _{EN(HI)}	I _{MID_OUT} < I _{MID_OUT(max)}	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$							
Dropout operation on OUT	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO(OUT)}$	V _{EN} > V _{EN(HI)}	I _{MID_OUT} < I _{MID_OUT(max)}	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$							
Disabled (any true condition disables the device)	V _{IN} < 4 V	V _{EN} < V _{EN(LOW)}	Not applicable	Not applicable	$T_J > T_{SD(reset)}$							

7.4.2 Normal Operation

The device regulates to the nominal output voltages when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage on either rails $(V_{MID_OUT(nom)} + V_{DO(MID_OUT)}$ and $V_{OUT(nom)} + V_{DO(OUT)})$
- The current sourced from either MID_OUT and OUT is less than the respective current limit specified in the Electrical Characteristics table for each rail
- The device junction temperature is less than the thermal shutdown temperature $(T_J < T_{SD(shutdown)})$
- The enable voltage has previously exceeded the V_{EN(HI)} (maximum) threshold and has not yet decreased to less than the V_{EN(LOW)} minimum threshold
- V_{IN} has exceeded 4 V if the EN pin is left floating

7.4.3 Dropout Operation

Because the TPS7A43 has two output rails (MID_OUT and OUT), the device can be in either $V_{DO(MID_OUT)}$ or V_{DO(OLIT)}, or in both depending on the input voltage level while all other conditions are met for normal operation. When the input voltage drops to lower than $V_{MID_OUT(nom)} + V_{DO(MID_OUT)}$, the device is in $V_{DO(MID_OUT)}$ dropout. During this rail dropout, $V_{MID\ OUT}$ tracks V_{IN} and the transient performance of $V_{MID\ OUT}$ becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. The MID_OUT rail line or load transients in the $V_{DO(MID_OUT)}$ dropout can result in large V_{MID_OUT} deviations. When the device is still in $V_{DO(MID_OUT)}$ and when V_{IN} is higher than $V_{OUT(nom)} + V_{DO(OUT)}$, V_{OUT} is in regulation and is not in $V_{DO(OUT)}$ dropout. When V_{IN} drops below $V_{OUT(nom)} + V_{DO(OUT)}$, V_{OUT} is no longer in regulation and transient performance becomes significantly degraded.

When the device is in a steady dropout state (when the device is in both V_{DO(MID OUT)} and V_{DO(OUT)} dropout, directly after being in a normal regulation state, but not during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to V_{MID OUT(nom)} + $V_{DO(MID_OUT)}$ and greater than $V_{OUT(NOM)} + V_{DO}$, the output voltage (OUT) can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The outputs of the device can be shutdown by forcing the voltage of the enable pin to less than V_{EN(LOW)} (minimum); see the *Electrical Characteristics* table. When disabled, the pass transistor is turned off and internal circuits are shutdown.

Product Folder Links: TPS7A43

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

8.1.1 MID_OUT Voltage Setting

The MID_OUT voltage has three different output voltage levels (10 V, 12 V, and 15 V), as listed in 表 8-1, depending on the MVSEL1 and MVSEL2 pin voltage settings.

表	8-1. MID_OUT	Voltage Setting
		CETV

SET V _{MVSEL1}	SET V _{MVSEL2}	MID_OUT
$V_{MVSEL1} \leqslant V_{MVSEL1(LOW)}$	$V_{MVSEL2} \leqslant V_{MVSEL2(LOW)}$	15 V
$V_{MVSEL1} \leqslant V_{MVSEL1(LOW)}$	$V_{MVSEL2} \ge V_{MVSEL2(HIGH)}$	12 V
V _{MVSEL1} ≥ V _{MVSEL1(HIGH)}	$V_{MVSEL2} \leqslant V_{MVSEL2(LOW)}$	10 V
V _{MVSEL1} ≥ V _{MVSEL1(HIGH)}	$V_{MVSEL2} \ge V_{MVSEL2(HIGH)}$	12 V

For adjustable voltage options of the TPS7A43, and to maintain voltage regulation on the MID_OUT and OUT pins, the input voltage must be kept \geq MID_OUT + $V_{DO(MID_OUT)}$. Additionally, to maintain regulation on the OUT pin, the MID_OUT voltage must be set \geq $V_{OUT(nom)}$ + $V_{DO(OUT)}$.

Set the MVSEL1 and MVSEL2 voltages before enabling the device to set the MID_OUT voltage level; however, the MID_OUT voltage setting can be changed to a different level after the device had powered up. Do not allow these pins to float, instead tie them both to GND if not used to set V_{MID_OUT}. When the device is powered while either of these pins are floating, the MID_OUT voltage is not set properly and might switch levels and cause damage to the device.

8.1.2 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (4)

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100 times the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (5)

8.1.3 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

Copyright © 2022 Texas Instruments Incorporated

8.1.4 Input and Output Capacitor Requirements

An input capacitor is not required for stability except when the device maximum current is sourced from the MID OUT pin. However, adding an input capacitor is always good analog design practice to counteract reactive input sources and improve transient response, input ripple, and PSRR. Starting with the nominal input capacitor value is required if large, fast transient load or line transients are anticipated on the MID OUT pin or if the device is located several inches from the input power source.

A minimum of a 3:1 capacitor ratio between C_{MID OUT} and C_{OUT} is required for proper operation of the TPS7A43 LDO and a 4.7- µ F capacitor can be connected from the MID OUT pin to GND.

A minimum 1- μ F output capacitor is required for V_{OUT} stability. A maximum 100- μ F output capacitor can be used as long as the 3:1 ratio between $C_{\text{MID OUT}}$ and C_{OUT} is maintained.

8.1.5 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (6)

备注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (R_{0.JA}) of the combined PCB and device package and the temperature of the ambient air (T_A) .

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{7}$$

Thermal resistance (R , JA) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the Thermal Information table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The Thermal Information table lists the primary thermal metrics, which are the junction-to-top characterization parameter (\psi JT) and junction-to-board characterization parameter (\psi JB). As described in 方程式 8 and 方程式 9, these parameters provide two methods for calculating the junction temperature (T_J). Use the junction-to-top characterization parameter ($\psi_{.|T}$) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

Product Folder Links: TPS7A43

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{8}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{9}$$

where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

8.2 Typical Application

This section discusses the implementation of the TPS7A43 in a cordless power tools application.

⊠ 8-1 shows a typical circuit diagram for this application.




图 8-1. Powering Cordless Power Tools

8.2.1 Design Requirements

表 8-2 summarizes the design requirements for 图 8-1.

表 8-2. Design Parameters

PARAMETER	DESIGN VALUES							
V_{IN}	15 V (min), 85 V (transient max)							
V _{OUT}	3.3 V ± 2%							
V _{MVSEL1}	0 V							
V_{MVSEL2}	≥ 0.9 V							
V_{MID_OUT}	12 V ± 5%							
I _(IN) (no load)	< 9 μ A							
I _{OUT} (typical), (max)	20 mA, 50 mA							
I _{MID_OUT} (typical), (max)	0 mA, 1 mA							
T _A	60°C (max)							

Copyright © 2022 Texas Instruments Incorporated



8.2.2 Detailed Design Procedure

$$R3 = (15 \text{ V} - 0.9 \text{ V}) / 5 \mu A = 2.82 \text{ M}\Omega$$
 (10)

R4 then can be calculated with 方程式 11 by using the VMVSEL2 value of the same current value.

$$R3 = 0.9 \text{ V} / 5 \text{ } \mu \text{ A} = 180 \text{ } k\Omega$$
 (11)


The enable precision circuit is also used to turn off the device when V_{IN} drops below 15 V. The R1 and R2 resistor divider is used to set V_{EN} to lower than $V_{EN(LOW)}$ of 1.15 V when V_{IN} drops below 15 V. R1 can be calculated using 方程式 12 to limit the burned current through this divider to 5 μ A, similar to the above divider.

R1 =
$$(15 \text{ V} - 1.15 \text{ V})/5 \mu \text{ A} = 2.77 \text{ M}\Omega$$
 (12)

方程式 13 can then be used to calculate R2. The calculated R1 and R2 values can then rounded to the nearest standard values.

$$R2 = 1.15 \text{ V} / 5 \, \mu \text{ A} = 230 \, \text{k}\Omega$$
 (13)

8.2.3 Application Curves






图 8-3. TPS7A43 Line Transient: 15 V to 85 V (Zoom on V_{OUT})

8.3 Power Supply Recommendations

The device is designed to operate from an input supply voltage range of 4 V to 85 V. To ensure that the output voltages are well regulated and dynamic performance is optimum, the input supply must be at least $V_{MID\ OUT(nom)}$ + 1.5 V. Connect a low output impedance power supply directly to the input pin of the TPS7A43.

8.4 Layout

8.4.1 Layout Guidelines

- · Place input and output capacitors as close to the device pins as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device and under the thermal pad to distribute heat.
- Only place tented thermal vias directly beneath the thermal pad of the DGQ package. An untented via can
 wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a
 compromised solder joint on the thermal pad.

Copyright © 2022 Texas Instruments Incorporated



8.4.2 Layout Examples




图 8-4. Adjustable Version Layout Example




图 8-5. Fixed Version Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Modules

An evaluation module (EVM) for a similar P2P device, the TPS7A43, is available to assist in the initial circuit performance evaluation for the TPS7A43. The *TPS7A43EVM-047 Evaluation Module* user guide can be requested at the Texas Instruments website through the product folders or purchased directly from the TI Store.

9.1.1.2 Spice Models

SPICE models for the TPS7A43 are available through the product folder under Tools & software.

9.1.2 Device Nomenclature

表 9-1. Device Nomenclature(1)

PRODUCT	V _{OUT}
TPS7A43 xx(x)yyyz	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; for output voltages with a resolution of 50 mV, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). 01 indicates adjustable output version. yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel.

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7A43EVM-047 Evaluation Module user guide
- Texas Instruments, LDO Basics: Preventing reverse current blog
- Texas Instruments, LDO basics: capacitor vs. capacitance blog

9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Copyright © 2022 Texas Instruments Incorporated



9.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7A43

www.ti.com 14-Nov-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS7A4301DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4301	Samples
TPS7A4333DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4333	Samples
TPS7A4350DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	4350	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Nov-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Nov-2022

TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4301DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A4333DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A4350DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 14-Nov-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A4301DGQR	HVSSOP	DGQ	10	2500	366.0	364.0	50.0
TPS7A4333DGQR	HVSSOP	DGQ	10	2500	366.0	364.0	50.0
TPS7A4350DGQR	HVSSOP	DGQ	10	2500	366.0	364.0	50.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A





PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.


NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司