









DAC5652A

ZHCSI68F - SEPTEMBER 2007 - REVISED OCTOBER 2018

# DAC5652A 双路、10 位、275MSPS 数模转换器


## 1 特性

- 10 位双路发送 DAC
- 275MSPS 更新速率
- 单电源: 3.0V 至 3.6V
- 高无杂散动态范围 (SFDR): 5MHz 时 80dBc
- 高三阶双音互调 (IMD3): 15.1MHz 和 16.1MHz 时 78dBc
- 独立或单一电阻器增益控制
- 双路或交错式数据
- 1.2V 片上基准电压
- 低功耗: 290mW
- 断电模式: 9mW
- 封装:
  - 48 引脚薄四方扁平封装 (TQFP)
  - 48 引脚极薄四方扁平无引线封装 (VQFN)

## 2 应用

- 蜂窝基站收发信台发射通道
  - CDMA: W-CDMA, CDMA2000, IS-95
  - TDMA: GSM、IS-136、EDGE/UWC-136
- 医疗/测试仪表
- 任意波形发生器 (ARB)
- 直接数字合成 (DDS)
- 线缆调制解调器终端系统 (CMTS)

#### 功能方框图



## 3 说明

DAC5652A 器件是一款具有片上电压基准的单片双通道 10 位高速数模转换器 (DAC)。

DAC5652A 可在高达 275MSPS 的更新速率下运行, 具有卓越的动态性能、严格增益和失调匹配特性,因此 非常适用于 I/Q 基带或直接 IF 通信 应用。

每个 DAC 都具有高阻抗差动电流输出,适用于单端或差动模拟输出配置。外部电阻器允许对每个 DAC 的满量程输出电流进行单独或整体调节,使其通常介于 2mA 至 20mA 之间。精确的片上电压基准具有温度补偿特性,并可提供稳定的 1.2V 基准电压。也可选择使用外部基准。

DAC5652A 具有两个 10 位并行输入端口,这两个端口具有单独的时钟和数据锁存器。在灵活性方面,当在交错模式下运行时,DAC5652A 还可通过一个端口传输两个 DAC 的多路复用数据。

DAC5652A 经过特别设计,可在 50Ω 双端接负载情况下提供差动变压器耦合输出。对于 20mA 满量程输出电流,支持 4:1 阻抗比(产生 4dBm 输出功率)和 1:1 阻抗比变压器(-2dBm 输出功率)。

DAC5652A 具有 48 引脚 TQFP 和 48 引脚 VQFN 两种封装型号。TQFP 封装可在提供 10 位

(DAC5652A)、12 位 (DAC5662) 和 14 位 (DAC5672) 分辨率的系列成员之间提供引脚兼容性。TQFP 封装还可以与 DAC2900 和 AD9763 双路 DAC 实现引脚兼容。该器件可在 -40°C 至 +85°C 的工业温度范围内运行。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
DAOSOSOA	TQFP (48)	7mm × 7mm
DAC5652A	VQFN (48)	6mm × 6mm

(1) 如需了解所有可用封装,请参见产品说明书末尾的封装选项附录。



-	
-	` \ \

1	特性		7.2 Functional Block Diagram	12
2	应用 1		7.3 Feature Description	13
3			7.4 Device Functional Modes	15
4	修订历史记录	8	Application and Implementation	18
5	Pin Configuration and Functions		8.1 Application Information	
6	Specifications		8.2 Typical Application	22
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	
	6.2 ESD Ratings	10	Layout	
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	
	6.4 Thermal Information		10.2 Layout Examples	24
	6.5 Electrical Characteristics: DC	11	器件和文档支持	<mark>27</mark>
	6.6 Electrical Characteristics: AC		11.1 文档支持	
	6.7 Electrical Characteristics: Digital Input		11.2 接收文档更新通知	27
	6.8 Electrical Characteristics: Power Supply		11.3 社区资源	27
	6.9 Switching Characteristics		11.4 商标	27
	6.10 Typical Characteristics		11.5 静电放电警告	27
7	Detailed Description		11.6 术语表	27
•	7.1 Overview	12	机械、封装和可订购信息	27

**4** 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。


CI	nanges from Revision E (May 2018) to Revision F
•	己添加 在说明 部分添加了 VQFN 封装文字
_	已更改 说明 部分中的文字,以澄清引脚兼容性仅适用于 TQFP 封装
Cł	nanges from Revision D (August 2012) to Revision E Page
•	已添加 器件信息 表、ESD 额定值 表、建议运行条件 表、详细 说明、应用 和实施、电源建议、布局、器件和文档支持 以及机械、封装和可订购信息 部分;将现有内容移至新的小节
<u>•</u>	已添加 全新 VQFN-48 封装和相关内容
Cł	nanges from Revision C (June 2011) to Revision D Page
•	Deleted the V <sub>IH</sub> MAX value of 3.3 V
<u>•</u>	Deleted the V <sub>IL</sub> MIN value of 0 V
Cł	nanges from Revision B (December 2010) to Revision C Page
<u>•</u>	Added Thermal Information table
Cl	nanges from Revision A (May 2009) to Revision B
•	Changed the non-printing $\mu$ symbols in the <i>Digital Input</i> section of the <i>Electrical Characteristics</i> table (units column) to the correct $\mu$ symbols recognized by the PDF processor




CI	hanges from Original (September 2007) to Revision A	Page
•	Added internal pulldown to DA and DB pin descriptions	5
•	Added GSET to Absolute Maximum Ratings table	6
•	Added "The pullup and pulldown circuitry is approximately equivalent to 100 kΩ" to Digital Inputs section	13
•	Added resistor values to Figure 13	13
	Added resistor values to Figure 14	



# 5 Pin Configuration and Functions









# **Pin Functions**

F	PIN			PIN FUNCTIONS		
		VQFN	1/0	DESCRIPTION		
AGND	38	26	ı	Analog ground		
AVDD	47	35	ı	Analog supply voltage		
BIASJ A	44	32	0	Full-scale output current bias for DACA		
	41	29	0	Full-scale output current bias for DACB		
CLKA/CLKIQ	18	6	ı	Clock input for DACA, CLKIQ in interleaved mode		
AVDD 47 BIASJ_A 44 BIASJ_B 41 CLKA/CLKIQ 18 CLKB/RESETIQ 19 DA0 10 DA1 9		7	ı	Clock input for DACB, RESETIQ in interleaved mode		
DA0	10	46	ı	Data port A0 (LSB). Internal pulldown.		
DA1	9	45	ı	Data port A1. Internal pulldown.		
DA2	8	44	I	Data port A2. Internal pulldown.		
DA3	7	43	I	Data port A3. Internal pulldown.		
DA4	6	42	I	Data port A4. Internal pulldown.		
DA5	5	41	ı	Data port A5. Internal pulldown.		
DA6	4	40	ı	Data port A6. Internal pulldown.		
DA7	3	39	I	Data port A7. Internal pulldown.		
DA8	2	38	ı	Data port A8. Internal pulldown.		
DA9	1	37	i	Data port A9 (MSB). Internal pulldown.		
DB0	32	20	I	Data port B0 (LSB). Internal pulldown.		
DB1	31	19	I	I Data port B1. Internal pulldown.		
DB2	30	18	I	I Data port B2. Internal pulldown.		
DB3	29	17	I	I Data port B3. Internal pulldown.		
DB4	28	16	I	Data port B4. Internal pulldown.		
DB5	27	15	I	Data port B5. Internal pulldown.		
DB6	26	14	I	Data port B6. Internal pulldown.		
DB7	25	13	I	Data port B7. Internal pulldown.		
DB8	24	12	I	Data port B8. Internal pulldown.		
DB9	23	11	I	Data port B9 (MSB). Internal pulldown.		
DGND	15, 21	3, 9	I	Digital ground		
DVDD	16, 22	4, 10	I	Digital supply voltage		
EXTIO	43	31	I/O	Internal reference output (bypass with 0.1 $\mu\text{F}$ to AGND) or external reference input		
GSET	42	30	I	Gain-setting mode: H – 1 resistor, L – 2 resistors. Internal pullup.		
IOUTA1	46	34	0	DACA current output. Full-scale with all bits of DA high.		
IOUTA2	45	33	0	DACA complementary current output. Full-scale with all bits of DA low.		
IOUTB1	39	27	0	DACB current output. Full-scale with all bits of DB high.		
IOUTB2	40	28	0	DACB complementary current output. Full-scale with all bits of DB low.		
MODE	48	36	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.		
NC	11-14, 33- 36	1,2, 21-24, 47, 48	_	Factory use only. Pins must be connected to DGND or left unconnected.		
SLEEP	37	25	I	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.		
WRTA/WRTIQ	17	5	I	Input write signal for PORT A (WRTIQ in interleaving mode)		
WRTB/SELECTIQ	20	8	I	Input write signal for PORT B (SELECTIQ in interleaving mode)		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
	AVDD (measured with respect to AGND)	-0.5	4		
	DVDD (measured with respect to DGND)	-0.5	4		
	Between AGND and DGND	-0.5	0.5		
/- It	Between AVDD and DVDD	-4	4		
/oltage	DA[9:0] and DB[9:0]	-0.5	DVDD + 0.5	V	
	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB	-0.5	DVDD + 0.5		
	IOUTA1, IOUTA2, IOUTB1, IOUTB2	-1	AVDD + 0.5		
	EXTIO, BIASJ_A, BIASJ_B, GSET	-0.5	AVDD + 0.5		
D	Peak input current (any input)		20		
Current	Peak total input current (all inputs)		-30	mA	
Temperature	Operating free-air, T <sub>A</sub>	-40	85	°C	
	Storage, T <sub>stg</sub>	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroatatia dia aharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	3	3.3	3.6	V
DVDD	Digital supply voltage	3	3.3	3.6	V
	Output voltage compliance range <sup>(1)</sup>	-1		1.25	V
	Clock input frequency			275	MHz
$T_A$	Operating free-air temperature	-40		85	°C

<sup>(1)</sup> The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5652A device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

## 6.4 Thermal Information

		DAC		
	THERMAL METRIC <sup>(1)</sup>	PFB (TQFP)	RSL (VQFN)	UNIT
		48 PINS	48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.3	27.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.4	17.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.6	9.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.4	9.6	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	2.2	°C/W

<sup>(1)</sup> For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **Electrical Characteristics: DC**

dc specifications over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>(OUTES)</sub> = 20 mA, and independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUT	TION				'	
	Resolution		10			Bits
DC ACCU	JRACY <sup>(1)</sup>				•	
INL	Integral nonlinearity	41.0D 1 (010 T 15 T	-1	±0.25	1	LSB
DNL	Differential nonlinearity	1 LSB = $I_{(OUTFS)}/2^{10}$ , $T_{MIN}$ to $T_{MAX}$	-0.5	±0.16	0.5	LSB
ANALOG	ОИТРИТ					
	Offset error	Midscale value (internal reference)		±0.05		%FSR
	Offset mismatch	Midscale value (internal reference)		±0.03		%FSR
	Gain error	With internal reference		±0.75		%FSR
	Minimum full-scale output current <sup>(2)</sup>			2		mA
	Maximum full-scale output current (2)			20		mA
	Gain mismatch	With internal reference	-2	0.2	2	%FSR
	Output voltage compliance range (3)		-1		1.25	V
R <sub>O</sub>	Output resistance			300		kΩ
Co	Output capacitance			5		pF
REFEREN	NCE OUTPUT					
	Reference voltage		1.14	1.2	1.26	V
	Reference output current <sup>(4)</sup>			100		nA
REFEREN	NCE INPUT					
V <sub>(EXTIO)</sub>	Input voltage		0.1		1.25	V
R <sub>I</sub>	Input resistance			1		МΩ
	Small signal bandwidth			300		kHz
Cı	Input capacitance			100		pF
TEMPERA	ATURE COEFFICIENTS					
	Offset drift			2		ppm of FSR/°C
	Gain drift	With external reference		±20		ppm of
	Gain unit	With internal reference		±40		FSR/°C
	Reference voltage drift			±20		ppm/°C

Measured differentially through 50  $\Omega$  to AGND.

Nominal full-scale current, I<sub>(OUTFS)</sub>, equals 32x the I<sub>(BIAS)</sub> current.

The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5652A device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

Use an external buffer amplifier with high-impedance input to drive any external load.



# 6.6 Electrical Characteristics: AC

ac specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{(OUTFS)}$  = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, and 50- $\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G OUTPUT					
f <sub>clk</sub>	Maximum output update rate (1)		275			MSPS
t <sub>s</sub>	Output settling time to 0.1% (DAC)	Midscale transition		20		ns
t <sub>r</sub>	Output rise time 10% to 90% (OUT)			1.4		ns
ŧ	Output fall time 90% to 10% (OUT)			1.5		ns
	Output noise	I <sub>(OUTFS)</sub> = 20 mA		55		pA/√ <del>Hz</del>
	Output Holse	I <sub>(OUTFS)</sub> = 2 mA		30		ρ <i>Α</i> / 11 12
AC LINE	EARITY					
	1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 50$ MSPS, $f_{OUT} = 1$ MHz, $I_{(OUTFS)} = 0$ dB		79			
		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 50$ MSPS, $f_{OUT} = 1$ MHz, $I_{(OUTFS)} = -6$ dB		78		
		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 50$ MSPS, $f_{OUT} = 1$ MHz, $I_{(OUTFS)} = -12$ dB		73		dBc
SFDR	Spurious-free dynamic range	1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 100$ MSPS, $f_{OUT} = 5$ MHz, $I_{(OUTFS)} = 0$ dB		80		
SFDK	opunous nee dynamic range	1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 100 \text{ MSPS}$ , $f_{OUT} = 20 \text{ MHz}$ , $I_{(OUTFS)} = 0 \text{ dB}$		76		
		1st Nyquist zone, $T_{MIN}$ to $T_{MAX}$ , $f_{DATA}$ = 200 MSPS, $f_{OUT}$ = 20 MHz, $I_{(OUTFS)}$ = 0 dB	61	70		
		1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 200$ MSPS, $f_{OUT} = 41$ MHz, $I_{(OUTFS)} = 0$ dB		67		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		70		
CND	Circulto noine ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz, I <sub>(OUTFS)</sub> = 0 dB		63		dB
SNR	Signal-to-noise ratio	1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 160 \text{ MSPS}$ , $f_{OUT} = 20 \text{ MHz}$ , $I_{(OUTFS)} = 0 \text{ dB}$		62		dB
IMD3	Third-order two-tone	Each tone at $-6$ dBFS, $T_A = 25$ °C, $f_{DATA} = 200$ MSPS, $f_{OUT} = 45.4$ MHz and $46.4$ MHz		61		dBc
פחואוו	intermodulation	Each tone at $-6$ dBFS, $T_A = 25$ °C, $f_{DATA} = 100$ MSPS, $f_{OUT} = 15.1$ MHz and 16.1 MHz		78		UDU
		Each tone at $-12$ dBFS, $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 100$ MSPS, $f_{OUT} = 15.6$ , $15.8$ , $16.2$ , and $16.4$ MHz		76		dBc
IMD	Four-tone intermodulation	Each tone at $-12$ dBFS, $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 165$ MSPS, $f_{OUT} = 19.0$ , $19.1$ , $19.3$ , and $19.4$ MHz		55		
		Each tone at $-12$ dBFS, $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 165$ MSPS, $f_{OUT} = 68.8$ , $69.6$ , $71.2$ , and $72.0$ MHz		70		
	Channel isolation	$T_A$ = 25°C, $f_{DATA}$ = 165 MSPS $f_{OUT}$ (CH1) = 20 MHz, $f_{OUT}$ (CH2) = 21 MHz		90		dBc

 $<sup>\</sup>begin{tabular}{ll} \begin{tabular}{ll} \beg$ 



## 6.7 Electrical Characteristics: Digital Input

digital specifications over  $T_A$ , AVDD = DVDD = 3.3 V, and  $I_{(OUTFS)}$  = 20 mA (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				8.0	V
I <sub>IH</sub>	High-level input current			±50		μΑ
I <sub>IL</sub>	Low-level input current			±10		μΑ
I <sub>IH(GSET)</sub>	High-level input current, GSET pin			7		μΑ
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin			-80		μΑ
I <sub>IH(MODE)</sub>	High-level input current, MODE pin			-30		μΑ
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin			-80		μΑ
C <sub>I</sub>	Input capacitance			5		pF

## 6.8 Electrical Characteristics: Power Supply

power supply specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{(OUTFS)}$  = 20 mA,  $f_{DATA}$  = 200 MSPS,  $f_{OUT}$  = 1 MHz, and independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Including output current through load resistor		75	90		
I <sub>(AVDD)</sub>	Supply current, analog	Sleep mode with clock		2.5		mA	
		Sleep mode without clock		2.5			
I <sub>(DVDD)</sub>				12	20		
	Supply current, digital	Sleep mode with clock		11.3	18	mA	
		Sleep mode without clock		0.6			
				290	360		
	Dower dissination	Sleep mode with clock		45.5		m2\A/	
	Power dissipation	Sleep mode without clock		9.2		mW	
		f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		310			
APSRR	Analog power supply rejection ratio		-0.2	-0.01	0.2	%FSR/V	
DPSRR	Digital power supply rejection ratio		-0.2	0	0.2	%FSR/V	


# 6.9 Switching Characteristics

digital specifications over  $T_A$ , AVDD = DVDD = 3.3 V, and  $I_{(OUTFS)}$  = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMING -	- DUAL BUS MODE					
t <sub>su</sub>	Input setup time		1			ns
t <sub>h</sub>	Input hold time		1			ns
t <sub>LPH</sub>	Input clock pulse high time			1		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns
TIMING -	SINGLE BUS INTERLEAVED MODE	•	•		·	
t <sub>su</sub>	Input setup time			0.5		ns
t <sub>h</sub>	Input hold time			0.5		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns


# TEXAS INSTRUMENTS

## 6.10 Typical Characteristics





# **Typical Characteristics (continued)**





# 7 Detailed Description

#### 7.1 Overview


The architecture of the DAC5652A uses a current steering technique to enable fast switching and a high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated, and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 or IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and doubles the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than  $300 \text{ k}\Omega$ .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor ( $R_{SET}$ ) connected to BIASJ\_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors ( $R_{SET}$ ) connected to BIASJ\_A and BIASJ\_B. The resulting I<sub>REF</sub> is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of  $R_{SET}$ .

The DAC5652A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

## 7.2 Functional Block Diagram





## 7.3 Feature Description

## 7.3.1 Digital Inputs

The data input ports of the DAC5652A accept a standard positive coding with data bits DA9 and DB9 being the most significant bits (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5652A are CMOS compatible. Figure 13 and Figure 14 show schematics of the equivalent CMOS digital inputs of the DAC5652A. The pullup and pulldown circuitry is approximately equivalent to 100 k $\Omega$ . The 10-bit digital data input follows the offset positive binary coding scheme. The DAC5652A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 13. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 14. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor



## **Feature Description (continued)**

#### 7.3.2 References

#### 7.3.2.1 Internal Reference

The DAC5652A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{(OUTFS)}$ , of the DAC5652A is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{(OUTFS)}$  is calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (1)

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 9). The full-scale output current,  $I_{(OUTFS)}$ , results from multiplying  $I_{RFF}$  by a fixed factor of 32.

Using the internal reference, a  $2-k\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5652A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 µF or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

#### 7.3.2.2 External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- $\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.



#### 7.4 Device Functional Modes

## 7.4.1 Input Interfaces

The DAC5652A features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The B-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

**Table 1. Operating Modes** 

MODE PIN	MODE PIN CONNECTED TO DGND	MODE PIN CONNECTED TO DVDD
Bus input	Single-bus interleaved mode, clock and write input equal for both DACs	Dual-bus mode, DACs operate independently

## 7.4.1.1 Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5652A consist of two independent, 10-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA/B lines control the channel input latches and the CLKA/B lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA/B line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5652A. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLKA/B must occur at the same time or before the rising edge of the WRTA/B signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA/B and CLKA/B lines connected together.




Figure 15. Dual-Bus Mode Operation



## 7.4.1.2 Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 16 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A-channel input bus to either the A-channel input latch (SELECTIQ is high) or to the B-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the A-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the A-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the A- and B-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A- and B-DAC latches on the following falling edge of the write inputs. The DAC5652A clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the A- and B-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 16. Single-Bus Interleaved Mode Operation



## 7.4.2 Gain Setting Option

The full-scale output current on the DAC5652A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one R<sub>SET</sub> connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5652A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external R<sub>SET</sub> resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

## 7.4.3 Sleep Mode

The DAC5652A features a power-down function that can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates power-down mode, whereas a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The DAC5652A is a 10-bit dual DAC with max update rate of 275 MSPS. The DAC supports two different modes of operation: dual bus and single bus. In dual-bus mode, the DAC provides two independent transmit paths that can be programmed for two different update rates. In single-bus mode, the interleaved data for both channels are applied at the A-channel input bus. The B-channel input bus is not used in this mode. The clock and write input are now shared by both DACs. Thus, two different input signals can be transmitted from the two channels, but the update rate for both channels is the same.

## 8.1.1 DAC Transfer Function

Each of the DACs in the DAC5652A has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current,  $I_{OUTES}$ , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2}$$
 (2)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{Code}{1024}\right)$$
 (3)

$$I_{OUT2} = I_{OUTFS} \times \left(\frac{1023 - Code}{1024}\right)$$
(4)

where Code is the decimal representation of the DAC data input word. Additionally, I<sub>OUTFS</sub> is a function of the reference current I<sub>REF</sub>, which is determined by the reference voltage and the external setting resistor (R<sub>SET</sub>).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (5)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
 (6)

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
 (7)

The value of the load resistance is limited by the output compliance specification of the DAC5652A. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 must not exceed the maximum allowable compliance range.

The total differential output voltage is:

$$^{V}$$
OUTDIFF  $^{=V}$ OUT1  $^{-V}$ OUT2 (8)

$$V_{OUTDIFF} = \frac{(2 \times Code - 1023)}{1024} \times I_{OUTFS} \times R_{LOAD}$$
(9)



## Application Information (continued)

## 8.1.1.1 Analog Outputs

The DAC5652A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 17. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




Figure 17. Analog Outputs

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5652A (or even causes permanent damage). With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of  $I_{(OUTFS)} = 2$  mA. Care must be taken that the configuration of DAC5652A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately  $0.5~V_{PP}$ . This is the case for a  $50-\Omega$  doubly-terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5652A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

## 8.1.2 Output Configurations

The current outputs of the DAC5652A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps are suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.



# **Application Information (continued)**

#### 8.1.3 Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 18 and Figure 19 show  $50-\Omega$  doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a  $0.5-V_{PP}$  output for a 1:1 transformer and a  $1-V_{PP}$  output for a 4:1 transformer. In general, the 1:1 transformer configuration has a better output distortion, but the 4:1 transformer has 6 dB higher output power.




Figure 18. Driving a Doubly-Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 19. Driving a Doubly-Terminated 50-Ω Cable Using a 4:1 Impedance Ratio Transformer



# **Application Information (continued)**

## 8.1.4 Single-Ended Configuration

Figure 20 shows the single-ended output configuration, where the output current IOUT1 flows into an equivalent load resistance of 25  $\Omega$ . Node IOUT2 must be connected to AGND or terminated with a resistor of 25  $\Omega$  to AGND. The nominal resistor load of 25  $\Omega$  gives a differential output swing of 1 V<sub>PP</sub> when applying a 20-mA full-scale output current.




Figure 20. Driving a Doubly-Terminated  $50-\Omega$  Cable Using a Single-Ended Output



## 8.2 Typical Application

A typical application for the DAC5652A is a dual- or single-carrier transmitter. The DAC is provided with some input digital baseband signal, and outputs an analog carrier. A design example for a single-carrier transmitter is described in this section.




Figure 21. Single-Carrier Transmitter

## 8.2.1 Design Requirements

The requirements for this design are to generate a single WCDMA signal at an intermediate frequency of 30.72 MHz. The ACLR needs to be better than 72 dBc.

 FEATURE
 SPECIFICATION

 Number of carriers
 1

 AVDD and DVDD
 3.3 V

 Clock rate
 122.88 MSPS

 Input data
 WCDMA with IF at 30.72 MHz

 ACPR
 > 72 dB

**Table 2. Design Parameters** 

## 8.2.2 Detailed Design Procedure

The single WCDMA carrier signal with an intermediate frequency (IF) of 30.72 MHz must be created in the digital processor at a sample rate of 122.88 MSPS for the DAC. These 10-bit samples are placed on the 10-bit CMOS input port of the DAC.

A CMOS DAC clock must be generated from a clock source at 122.88 MHz. This clock must be provided to the CLK pin of the DAC. The IOUTA and IOUTB differential connections must be connected to a transformer in order to provide a single-ended output. A typical 1:1 impedance transformer is used on the device EVM. The DAC5672A evaluation module (EVM) provides a good reference for this design example.



## 8.2.3 Application Curve

Figure 22 presents a spectrum analyzer plot shows the adjacent channel power ratio (ACPR) for the transformeroutput, single-carrier signal with an intermediate frequency of 30.72 MHz. The results meet the system requirements for a minimum of 72-dBc ACPR.




Figure 22. ACPR Performance

## 9 Power Supply Recommendations

Power the device with the nominal supply voltages as indicated in the Recommended Operating Conditions.

In most instances, the best performance is achieved with LDO supplies. However, the supplies may be driven with direct outputs from a DC/DC switcher, as long as the noise performance of the switcher is acceptable.

For best performance:

- Use at least two power layers.
- Avoid placing digital supplies and clean supplies on adjacent board layers.
- Use a ground layer between noisy and clean supplies, if possible.
- Decouple all supply pins as close to the pins as possible, using small-value capacitors, with larger, bulk capacitors placed further away.

# 10 Layout

## 10.1 Layout Guidelines

Use the DAC5652AEVM layout as a reference to obtain the best performance. A sample layout is shown in Figure 23 through Figure 26. Some important layout recommendations are:

- 1. Use a single ground plane. Keep the digital and analog signals on distinct separate sections of the board. This may be virtually divided down the middle of the device package when doing placement and layout.
- 2. Keep the analog outputs as far away from the switching clocks and digital signals as possible. This keeps coupling from the digital circuits to the analog outputs to a minimum.
- 3. Keep decoupling capacitors close to the power pins of the device.



# 10.2 Layout Examples

Figure 23 through Figure 26 show the layout examples.




Figure 23. Layout Example: Top Layer (Layer 1)




Figure 24. Layout Example: Single Ground Plane (Layer 2)



# **Layout Examples (continued)**




Figure 25. Layout Example: Power Plane (Layer 3)



# **Layout Examples (continued)**




Figure 26. Layout Example: Bottom Layer (Layer 4)



## 11 器件和文档支持

## 11.1 文档支持

## 11.1.1 相关文档

请参阅如下相关文档:

《DAC5652AEVM 用户指南》

## 11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的*通知我* 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

## 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🕼 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

## 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 9-Jun-2022

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC5652AIPFB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5652AI	Samples
DAC5652AIPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5652AI	Samples
DAC5652AIRSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DA5652A	Samples
DAC5652AIRSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DA5652A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Jun-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5652AIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
DAC5652AIRSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC5652AIRSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 3-Jun-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5652AIPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0
DAC5652AIRSLR	VQFN	RSL	48	2500	367.0	367.0	35.0
DAC5652AIRSLT	VQFN	RSL	48	250	210.0	185.0	35.0



www.ti.com 3-Jun-2022

## **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5652AIPFB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25

4207548/B 06/11


# RSL (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD 6,15 5,85 6,15 5,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 0,20 REF. SEATING PLANE 0,08 0,05 0,00 0,40 48 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET 37 36 $48 \times \frac{0.26}{0.14}$ 4,40

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



PLASTIC QUAD FLATPACK- NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# PFB (S-PQFP-G48)

## PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司