

TMP708-Q1 汽车类 采用 SOT 封装的电阻可编程温度开关

1 特性

- 适用于汽车电子 应用
- 具有符合 AEC-Q100 标准的下列结果：
 - 器件温度等级 1：环境运行温度范围为 -40°C 至 125°C
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 3A
 - 器件组件充电模式 (CDM) ESD 分类等级 C6
- 阈值精度：
 - 典型值 $\pm 0.5^{\circ}\text{C}$
 - 最大值 $\pm 3.5^{\circ}\text{C}$ (60°C 至 100°C)
- 由 1% 外部电阻设定的温度阈值
- 低静态电流：40 μA (典型值)
- 开漏、低电平有效输出级
- 可通过引脚选择的 10°C 或者 30°C 温度滞后
- $V_{\text{CC}} = 0.8\text{ V}$ 上指定的复位操作
- 电源范围：2.7V 至 5.5V
- 封装：5 引脚小外形尺寸晶体管 (SOT)-23

2 应用

- 计算机 (笔记本和台式机)
- 服务器
- 工业用和医疗用设备
- 存储区域网络
- 汽车用

3 说明

TMP708-Q1 是一款全集成式电阻可编程温度开关，其温度阈值仅由一个外部电阻在整个运行范围内进行设定。TMP708-Q1 提供一个低电平有效的开漏输出，可由电压介于 2.7V 至 5.5V 范围内的电源供电。

温度阈值精度通常为 $\pm 0.5^{\circ}\text{C}$ ，最大值为 $\pm 3.5^{\circ}\text{C}$ (60°C 至 100°C)。静态消耗电流的典型值为 40 μA 。可通过选择引脚来确定 10°C 或者 30°C 的温度滞后。


TMP708-Q1 采用 5 引脚小外形尺寸晶体管 (SOT-23) 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TMP708-Q1	SOT-23 (5)	2.90mm x 1.60mm

(1) 要了解所有可用封装，请见数据表末尾的封装选项附录。

典型应用



Copyright © 2016, Texas Instruments Incorporated




目录

1	特性	1	7.4	Device Functional Modes	8
2	应用	1	8	Application and Implementation	9
3	说明	1	8.1	Application Information	9
4	修订历史记录	2	8.2	Typical Application	9
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	11
6	Specifications	4	10	Layout	11
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	11
6.2	ESD Ratings	4	10.2	Layout Example	11
6.3	Recommended Operating Conditions	4	10.3	Thermal Considerations	11
6.4	Thermal Information	4	11	器件和文档支持	12
6.5	Electrical Characteristics	5	11.1	接收文档更新通知	12
6.6	Typical Characteristics	6	11.2	社区资源	12
7	Detailed Description	7	11.3	商标	12
7.1	Overview	7	11.4	静电放电警告	12
7.2	Functional Block Diagram	7	11.5	Glossary	12
7.3	Feature Description	8	12	机械、封装和可订购信息	12

4 修订历史记录

日期	修订版本	注释
2016 年 12 月	*	最初发布。

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	2	Analog power	Device ground
HYST	4	Digital input	Hysteresis selection. For 10°C, HYST = VCC; for 30°C, HYST = GND.
$\overline{\text{OT}}$	3	Digital output	Open-drain, active low output
SET	1	Analog input	Temperature set point. Connect an external 1% resistor between SET and GND.
VCC	5	Analog power	Power-supply voltage (2.7 V to 5.5 V)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, V _{CC}	−0.3	6	V
	Input, SET and HYST	−0.3	V _{CC} + 0.3	
	Output, OT	−0.3	6	
Current	Input		20	mA
	Output		20	
Temperature	Operating, T _A	−40	125	°C
	Junction, T _J		150	
	Storage, T _{stg}	−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.7		5.5	V
T _A	Operating temperature	0		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMP708-Q1	UNIT
		DBV (SOT-23)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	217.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	86.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	44.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	4.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	43.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 0^\circ\text{C}$ to 125°C and $V_{CC} = 2.7\text{ V}$ to 5.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLY							
I _{CC}	Supply current	V _{CC} = 5 V		40	55	μA	
		V _{CC} = 2.7 V		40	55	μA	
TEMPERATURE							
T _E	Temperature error	T _A = 60°C to 100°C		±0.5	±3.5	°C	
DIGITAL INPUT (HYST)							
V _{IH}	High-level input voltage		0.7 × V _{CC}			V	
V _{IL}	Low-level input voltage		0.3 × V _{CC}			V	
I _{lkg_in}	Input leakage current		1			μA	
C _{IN}	Input capacitance		10			pF	
ANALOG INPUT (SET)							
V _{IN}	Input voltage range		0			V _{CC}	V
DIGITAL OPEN-DRAIN OUTPUT (OT)							
I _(OT_SINK)	Output sink current	V _{OT} = 0.3 V	5	12		mA	
I _{lkg(OT)}	Output leakage current	V _{OT} = V _{CC}		1		μA	

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$ and $V_{CC} = 2.7\text{ V}$ to 5.5 V (unless otherwise noted)




Figure 1. Supply Current vs Temperature




Figure 2. R_{SET} vs Trip Temperature




Figure 3. Hysteresis vs Trip Temperature




Figure 4. Temperature Error vs Trip Temperature


7 Detailed Description

7.1 Overview

The TMP708-Q1 is a fully-integrated, resistor-programmable temperature switch that incorporates two temperature-dependent voltage references and one comparator. One voltage reference exhibits a positive temperature coefficient (tempco), and the other voltage reference exhibits a negative tempco. The temperature at which both voltage references are equal determines the temperature trip point.

The [Functional Block Diagram](#) shows the comparator, the NFET open-drain device connected to the $\overline{OT}$ pin, the positive tempco reference using the external R_{SET} resistor, the negative tempco reference, and the hysteresis control. The voltage of the positive tempco reference is controlled by external resistor R_{SET} .

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Temperature Switch

The TMP708-Q1 temperature threshold is programmable from 0°C to 125°C and is set by an external 1% resistor from the SET pin to the GND pin. The TMP708-Q1 has an open-drain, active-low output structure that easily interfaces with a microprocessor.

The TMP708-Q1 reaches the temperature trip point when the voltage from the positive tempco reference exceeds the voltage from the negative tempco reference. This difference causes the output of the comparator to switch from logic 0 to logic 1. The comparator output drives the gate of the NFET open-drain device, and pulls the voltage on the $\overline{OT}$ pin from logic 1 to logic 0 under these conditions; in other words, the output *trips*. Furthermore, the logic 1 output from the comparator causes the hysteresis control to increase the voltage of the positive tempco reference by an amount set by the logic setting on the HYST pin (10°C for logic 1 on the HYST pin; 30°C for logic 0 on the HYST pin). Increase the voltage of the positive tempco reference after the TMP708-Q1 trips to stop the TMP708-Q1 from untripping (voltage on the $\overline{OT}$ pin changing from logic 0 to logic 1) until the local temperature reduces by the amount set by the HYST pin. After the local temperature reduces, and the voltage from the positive tempco reference is less than the voltage from the negative tempco reference, the output of the comparator switches from logic 1 to logic 0. This condition causes the voltage on the $\overline{OT}$ pin to change from logic 0 to logic 1 (device untrips).

7.3.2 Hysteresis Input

The HYST pin is a digital input that allows the input hysteresis to be set at either 10°C (when HYST = VCC) or 30°C (when HYST = GND). The hysteresis function keeps the $\overline{OT}$ pin from oscillating when the temperature is near the threshold. Thus, always connect the HYST pin to either VCC or GND. Other input voltages on this pin can cause abnormal supply currents or a device malfunction.

7.3.3 Set-Point Resistor (R_{SET})

Set the temperature threshold by connecting R_{SET} from the SET pin to GND. The value of R_{SET} is determined using either [Figure 2](#) or [Equation 1](#):

$$R_{SET} \text{ (k}\Omega\text{)} = 0.0012T^2 - 0.9308T + 96.147$$

where

- T = temperature threshold in degrees Celsius. (1)

7.4 Device Functional Modes

The TMP708-Q1 device has a single functional mode. Normal operation for the TMP708-Q1 device occurs when the power-supply voltage applied across the VCC and GND pins is within the specified operating range of 2.7 V to 5.5 V.

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TMP708-Q1 device is simple to configure. The only external components that the device requires are a bypass capacitor and pullup resistor. Power-supply bypassing is strongly recommended. Use a 0.1- μ F capacitor placed as close as possible to the VCC supply pin. To minimize the internal power dissipation of the TMP708-Q1 family of devices, use a pullup resistor value greater than 10 k Ω from the $\overline{\text{OT}}$ pin to the VCC pin. See the [Hysteresis Input](#) section for hysteresis configuration, and the [Set-Point Resistor \(\$R_{\text{SET}}\$ \)](#) section for configuring the temperature threshold.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 5. Overtemperature Protection for a 60°C Trip Point

8.2.1 Design Requirements

For this design example, a 2.7-V to 5.5-V power supply, 60°C trip point, and 10°C hysteresis are used.

Typical Application (continued)

8.2.2 Detailed Design Procedure

Connect the HYST pin to VCC for 10°C hysteresis. For a 60°C temperature threshold, see the [Set-Point Resistor \(\$R_{SET}\$ \)](#) section to compute an ideal R_{SET} resistor value of 44.619 k Ω . Select the closest standard value resistor available; in this case, 44.2 k Ω . Use a 10-k Ω pullup resistor from the $\overline{OT}$ pin to the VCC pin. To minimize power, a larger-value pullup resistor can be used, but must not exceed 470 k Ω . Place a 0.1- μ F bypass capacitor close to the TMP708-Q1 device in order to reduce noise coupled from the power supply.

8.2.3 Application Curves

Figure 6 shows an example of the hysteresis feature. The HYST pin is connected to VCC, so the TMP708-Q1 device is configured for 10°C of hysteresis. The device is configured for a 60°C trip temperature by the R_{SET} resistor value; therefore, the $\overline{OT}$ output asserts low when the 60°C threshold is exceeded. The $\overline{OT}$ output remains asserted low until the sensor reaches 50°C.




Figure 6. TMP708-Q1 Hysteresis Function

9 Power Supply Recommendations

The TMP708-Q1 low supply current and supply range allow this device to be powered from many sources. Any significant noise on the VCC pin can result in a trip-point error. Minimize this noise by low-pass filtering the device supply (V_{CC}) using a 150-Ω resistor and a 0.1-μF capacitor.

10 Layout

10.1 Layout Guidelines

The TMP708-Q1 is extremely simple to lay out. [Figure 7](#) shows the recommended board layout.

10.2 Layout Example




Figure 7. Recommended Layout

10.3 Thermal Considerations

The TMP708-Q1 quiescent current is typically 40 μA. The device dissipates negligible power when the output drives a high-impedance load. Thus, the die temperature is the same as the package temperature. In order to maintain accurate temperature monitoring, provide a good thermal contact between the TMP708-Q1 package and the device being monitored. The rise in die temperature as a result of self-heating is given by [Equation 2](#):

$$\Delta T_J = P_{DISS} \times \theta_{JA}$$

where

- P_{DISS} = power dissipated by the device.
- θ_{JA} = package thermal resistance. Typical thermal resistance for SOT-23 package is 217.9°C/W. (2)

To limit the effects of self-heating, keep the output current at a minimum level.

11 器件和文档支持

11.1 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMP708AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	708Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMP708-Q1 :

- Catalog : [TMP708](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司