











TPD4S014

ZHCS116G -MAY 2011-REVISED DECEMBER 2015

TPD4S014 USB 充电器端口保护,包括为所有线路提供 ESD 保护以及在 V_{BUS} 中实现过压保护

特性

- V_{BUS}上达 28 V 的输入电压保护
- 导通电阻 (Ron) 较低的 N 沟道场效应晶体管 (FET) 开关
- 支持大于 2A 的充电电流
- 静电放电 (ESD) 性能 D+/D-/ID/V_{BUS} 引脚:
 - ±15kV 接触放电 (IEC 61000-4-2)
 - ±15kV 空气间隙放电 (IEC 61000-4-2)
- 过压和欠压锁定 功能
- 针对 USB2.0 高速数据率的低电容瞬态电压抑制器 (TVS) ESD 钳位
- 内部 17ms 启动延迟
- 集成输入使能和状态输出信号
- 热关断特性
- 采用节省空间的小外形尺寸无引线 (SON) 封装 (2 $mm \times 2 mm$)

应用范围

- 手机
- 电子书
- 便携式媒体播放器
- 数码摄像机

3 说明


TPD4S014 是一款用于 USB 充电器端口保护的单芯片 解决方案。该器件为 D+、D- 提供低电容瞬态电压抑制 器 (TVS) 静电放电 (ESD) 钳位并为 ID 引脚提供标准 电容。该器件在 V_{BUS} 引脚提供直流电压高达 28V 的 过压保护 (OVP)。过压锁定功能可确保当 V_{BUS} 线路出 现故障情况时,TPD4S014 能够隔离 V_{BUS} 线路,从而 避免内部电路受损。V_{BUS} 升至欠压锁定 (UVLO) 阈值 后存在 17ms 开机延迟,从而在 nFET 导通前使电压 趋于稳定。该功能可去除毛刺脉冲并避免因线路连接过 程中出现的任何振铃问题导致意外开关。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPD4S014	WSON (10)	2.00mm x 2.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化框图





	目录			
1	特性	7.1 Over	view	1 (
2	应用范围 1	7.2 Fund	tional Block Diagram1	1
3	说明 1		ure Description1	
4	修订历史记录 2		ce Functional Modes1	
5	Pin Configuration and Functions 4	8 Applicati	on and Implementation 1	1
6	Specifications5	8.1 Appli	ication Information1	ľ
Ū	6.1 Absolute Maximum Ratings	8.2 Typic	cal Applications1	ľ
	6.2 ESD Ratings	9 Power St	upply Recommendations1	(
	6.3 Recommended Operating Conditions			
	6.4 Thermal Information		out Guidelines1	
	6.5 Electrical Characteristics, EN, ACK, D+, D-, ID Pins	10.2 Lay	out Example1	ľ
	6	11 器件和文	档支持 1	8
	6.6 Electrical Characteristics OVP Circuits	11.1 社区	∑资源	ı
	6.7 Supply Current Consumption7	11.2 商标	<u> </u>	ı
	6.8 Thermal Shutdown Feature7	11.3 静电	B放电警告	ı
	6.9 Typical Characteristics 8	11.4 Glo	ssary1	l
7	Detailed Description 10	12 机械、封	装和可订购信息1	8

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision F (September 2015) to Revision G	Page
Added a frequency test condition to capacitance in the <i>Electrical Characteristics</i> table. Inges from Revision E (June 2014) to Revision F Corrected V _{DROP} on nFET under load	6
Changes from Revision E (June 2014) to Revision F	Page
Corrected V _{DROP} on nFET under load	10
Changes from Revision D (April 2014) to Revision E	Page
Updated Recommended Operating Conditions table	5
Changed terminal name to I _{LEAK} from I _L	6
Updated Electrical Characteristics OVP Circuits table.	7
Changed t _{ON} MAX value from 18 ms to 22ms	7
Changed t _{OFF} 8 µs value from MAX to TYP	7
Changed t _{d(OVP)} 11 μs value from MAX to TYP	7
Changed t _{REC} MAX value from 9 ms to 10.5 ms.	7
Updated Application and Implementation section.	13
Changes from Revision C (December 2011) to Revision D	Page
Added ESD Ratings table	5
Added Recommended Operating Conditions table.	5
Added Thermal Information table	6
Updated Electrical Characteristics OVP Circuits table	7




Changes from Revision B (October 2011) to Revision C	Page
• 己通过更改数据表严格限定了参数, VOP+ 由 5.55V 变更为 5.9V。	
• 己更新 说明)。	1
Changes from Revision A (June 2011) to Revision B	Page
Changes from Revision A (June 2011) to Revision B Changed name of V _{CC} to V _{BUS} OUT throughout the entire document	
<u> </u>	10



5 Pin Configuration and Functions





Pin Functions

	PIN	TYPE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
V _{BUS} OUT	1, 2	Power Output	Connect to PCB internal PCB plane
EN	3	Ю	Enable Active-Low Input. Drive EN low to enable the switch. Drive EN high to disable the switch.
ACK	4	I	Open-Drain Adapter-Voltage Indicator Output. ACK is driven low after the VIN voltage is stable between UVLO and OVLO for 17 ms (typ). Connect a pullup resistor from ACK to the logic I/O voltage of the host system.
ID	5	Ю	ESD-protected line
D-	6	Ю	ESD-protected line
D+	7	Ю	ESD-protected line
GND	8	Ground	Ground
V _{BUS}	9, 10	USB Input Power	Connector Side of V _{BUS}
Central PAD	Central PAD	Heat Sink	Electrically disconnected. Use as heat sink. Connect to GND plane via large PCB PAD



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
Maximum junction temperature	-40	150	°C
Max Voltage on V _{BUS}	-0.5	30	V
Continuous current through nFET		2.6	Α
Continuous current through ACK	-50	50	mA
Max Current through D+, D-, ID, V _{BUS} ESD clamps		50	mA
Max voltage on EN, ACK, D+, D-, ID, V _{BUS} OUT		6	V
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		±2000	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1000	V	
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Contact Discharge	D+, D-, ID, V _{BUS} pins	±1500	V
		IEC 61000-4-2 Air-gap Discharge	D+, D-, ID, V _{BUS} pins	±1500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
T _A	Operating free-air temperature		-40	85	°C
		V _{BUSOUT}	-0.1	5.5	
		V_{BUS}	-0.1	5.5	
VI	Input voltage	ĒN	-0.1	5.5	V
		ACK	-0.1	5.5	
		D+, D-, ID,	-0.1	5.5	
I _{VBUS}	V _{BUS} continuous current ⁽¹⁾	V _{BUS} OUT		2.0	А
C _{VBUS}	Capacitance on V _{BUS}	V _{BUS} Pin		10	μF
C _{VBUS} OUT	Capacitance on V _{BUS} OUT	V _{BUS} OUT Pin		10	μF
RACK	Pullup resistor on ACK	ACK Pin		10	kΩ

⁽¹⁾ IV_{BUS} Max value is dependent on ambient temperature. See *Thermal Shutdown* section.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.



6.4 Thermal Information

		TPD4S014	
	THERMAL METRIC ⁽¹⁾	DSQ (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70.3	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	46.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.5	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	16.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics, EN, ACK, D+, D-, ID Pins

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage EN	Load current = 50 μA	1			V
V _{IL}	Low-level input voltage EN	Load current = 50 μA			0.5	V
I _{LEAK}	Input Leakage Current EN, D+, D-, ID	V _{IO} = 3.3 V			1	μΑ
V _{OL}	Low-level output voltage ACK	I _{OL} = 2 mA			0.1	V
V_D	Diode forward Voltage D+, D-, ID pins; lower clamp diode	I _O = 8 mA			0.95	V
ΔC_{IO}	Differential Capacitance between the D+, D- lines			0.03		pF
C _{IO}	Capacitance to GND for the D+, D- lines	f = 1 MHz		1.6		pF
C _{IO-ID}	Capacitance to GND for the ID line			19		pF
V_R	Reverse stand-off voltage of D+, D- and ID pins			5		V
V_{BR}	Breakdown voltage D+, D-, ID pins	I _{BR} = 1 mA	6			V
V _{BR VBUS}	Breakdown voltage on V _{BUS}	I _{BR} = 1 mA	28			V
R _{DYN}	Dynamic on resistance D+, D-, ID clamps	I _I = 1 A		1		Ω



6.6 Electrical Characteristics OVP Circuits

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT UNDERVO	LTAGE LOCKOUT						
V _{UVLO+}	Under-voltage lock-out, input detected threshold rising	power	V _{BUS} increasing from 0 V to 5 V, No load on OUT pin	2.65	2.8	3	V
V _{UVLO} _	Under-voltage lock-out, input detected threshold falling	power	V_{BUS} decreasing from 5 V to 0 V, No load on OUT pin	2.25	2.44	2.7	V
V _{HYS-UVLO}	Hysteresis on UVLO		Δ of V _{UVLO+} and V _{UVLO-}	150	360	550	mV
INPUT TO OUTPU	JT CHARACTERISTICS						
R _{DS_VBUSSWITCH}	V _{BUS} switch resistance		V _{BUS} = 5 V, I _{OUT} = 500 mA		151	200	mΩ
t _{ON}	Turn-ON time		V_{BUS} increasing from 2.8 V to 4.75 V, \overline{EN} = 0 V, R_L = 36 Ω , C_L = 10 uF	16	17.4	22	ms
t _{OFF}	Turn-OFF time		V_{BUS} decreasing from 2.44 V to 0.5 V, \overline{EN} = 0V, R_L = 36 $\Omega,~C_L$ = 10 uF	8			μs
INPUT OVERVOL	TAGE PROTECTION (OVP)					•	
V _{OVP+}	Input over –voltage protection threshold rising	V _{BUS}	V _{BUS} increasing from 5 V to 7 V, No Load	5.9	6.15	6.45	V
V _{OVP} -	Input over –voltage protection threshold falling	V _{BUS}	V _{BUS} decreasing from 7 V to 5 V, No Load	5.75	5.98	6.24	V
V _{HYS-OVP}	Hysteresis on OVP	V_{BUS}	Δ of V _{OVP+} and V _{OVP-}	25	100	275	mV
t _{d(OVP)}	Over voltage delay	V _{BUS}	R_L = 36 Ω,C_L = 10 $\mu F;V_{BUS}$ increasing from 5 V to 7 V		11		μs
t _{REC}	Recovery time from input over voltage condition	V _{BUS}	$R_L = 36~\Omega,~C_L = 10~\mu F;~V_{BUS}$ decreasing from 7 V to 5 V		8	10.5	ms

6.7 Supply Current Consumption

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VBUS}	V _{BUS} Operating Current Consumption	$\frac{\text{No}}{\text{EN}}$ load on V _{BUS_OUT} pin, V _{BUS} = 5 V,		147.6	160	μΑ
I _{VBUS_OFF}	V _{BUS} Operating Current Consumption	$\frac{\text{No}}{\text{EN}}$ load on V_{BUS} _OUT pin, V_{BUS} = 5 V,		111.8	120	μΑ


6.8 Thermal Shutdown Feature

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP I	MAX	UNIT
T _{SHDN}	Thermal Shutdown			144		°C
T _{SHDN-HYS}	Thermal-Shutdown Hysteresis			23		°C




6.9 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TPD4S014 provides a single-chip protection solution for USB charger interfaces. The V_{BUS} line is tolerant up to 28 V DC. A Low RON nFET switch is used to disconnect the downstream circuits in case of a fault condition. At power-up, when the voltage on V_{BUS} is rising, the switch will close 17 ms after the input crosses the under voltage threshold, thereby making power available to the downstream circuits. The TPD4S014 also has an \overline{ACK} output, which de-asserts to alert the system a fault has occurred. The TPD4S014 offers 4 channel ESD clamps for D+, D-, ID, and V_{BUS} pins that provide IEC61000-4-2 level 4 ESD protection. This eliminates the need for external TVS clamp circuits in the application.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Voltage Protection at V_{BUS} up to 28 V DC

When the input voltage rises above V_{OVP} , or drops below the V_{UVLO} , the internal V_{BUS} switch is turned off, removing power to the application. The ACK signal is de-asserted when a fault condition is detected. If the fault was an over voltage event, the V_{BUS} nFET switch turns on 8 ms (t_{REC}) after the input voltage returns below $V_{OVP} - V_{HYS_OVP}$ and remains above V_{UVLO} . If the fault was an under voltage event, the <u>switch</u> turns on 17 ms after the voltage returns above V_{UVLO+} (similar to start up). When the switch turns on, the \overline{ACK} is asserted once again.

7.3.2 Low RON nFET Switch

The nFET switch has a total on resistance (R_{ON}) of 151 m Ω . This equates to a voltage drop of 302 mV when charging at the maximum 2.0 A current level. Such low RON helps provide maximum potential to the system as provided by an external charger.

7.3.3 ESD Performance D+/D-/ID/V_{BUS} Pins

The D+, D-, ID, and V_{BUS} pins can withstand ESD events up to ± 15 -kV contact and air-gap. An ESD clamp diverts the current to ground.



Feature Description (continued)

7.3.4 Overvoltage and Undervoltage Lockout Features

The over voltage and under voltage lockout feature ensures that if there is a fault condition at the V_{BUS} line, the TPD4S014 is able to isolate the V_{BUS} line and protect the internal circuitry from damage. Due to the body diode of the nFET switch, if there is a short to ground on V_{BUS} the system is expected to limit the current to V_{BUS} OUT.

7.3.5 Capacitance TVS ESD Clamp for USB2.0 Hi-Speed Data Rate

The D+/D- ESD protection pins have low capacitance so there is no significant impact to the signal integrity of the USB 2.0 Hi-Speed data rate.

7.3.6 Start-up Delay

Upon startup, TPD4S014 has a built in startup delay. An internal oscillator controls a charge pump to control the turn-on delay (t_{ON}) of the internal nFET switch. The internal oscillator controls the timers that enable the turn-on of the charge pump and sets the state of the open-drain \overline{ACK} output. If $V_{BUS} < V_{UVLO}$ or if $V_{BUS} > V_{OVLO}$, the internal oscillator remains off, thus disabling the charge pump. At any time, if V_{BUS} drops below V_{UVLO} or rises above V_{OVLO} , \overline{ACK} is released and the nFET switch is disabled.

7.3.7 OVP Glitch Immunity

A 17 ms deglitch time has been introduced into the turn on sequence to ensure that the input supply has stabilized before turning the nFET switch ON. Noise on the V_{BUS} line could turn ON the nFET switch when the fault condition is still active. To avoid this, OVP glitch immunity allows noise on the V_{BUS} line to be rejected. Such a glitch protection circuitry is also introduced in the turn off sequence in order to prevent the switch from turning off for voltage transients. The glitch protection circuitry integrates the glitch over time, allowing the OVP circuitry to trigger faster for larger voltage excursions above the OVP threshold and slower for shorter excursions.

7.3.8 Integrated Input Enable and Status Output Signal

External control of the nFET switch is provided by an active low $\overline{\text{EN}}$ pin. An $\overline{\text{ACK}}$ pin provides output logic to acknowledge V_{BUS} is between UVLO and OVP by asserting low.

7.3.9 Thermal Shutdown

When the device is ON, current flowing through the device will cause the device to heat up. Overheating can lead to permanent damage to the device. To prevent this, an over temperature protection has been designed into the device. Whenever the junction temperature exceeds 145° C, the switch will turn off, thereby limiting the temperature. The \overline{ACK} signal will be asserted for an over temperature event. Once the device cools down to below 120° C the \overline{ACK} signal will be de-asserted, and the switch will turn on if the EN is active and the V_{BUS} voltage is within the UVLO and OVP thresholds. While the over temperature protection in the device will not kickin unless the die temperature reaches 145° C, it is generally recommended that care is taken to keep the junction temperature below 125° C. Operation of the device above 125° C for extended periods of time can affect the long-term reliability of the part.

The junction temperature of the device can be calculated using below formula:

$$T_i = T_a + P_D \theta_{JA}$$

where

- T_J = Junction temperature
- T_a = Ambient temperature
- θ_{JA} = Thermal resistance

$$P_{D} = I^{2}R_{on}$$

where

- I = Current through device
- R_{ON} = Max on resistance of device (2)

(1)



Feature Description (continued)

Example

At 2-A continuous current power dissipation is given by:

$$P_D = 2^2 \times 0.2 = 0.8W$$

If the ambient temperature is about 60°C the junction temperature will be:

$$T_i = 60 + (0.8 \times 70.3) = 116.24$$

This implies that, at an ambient temperature of 60°C, TPD4S014 can pass a continuous 2 A without sustaining damage. Conversely, the above calculation can also be used to calculate the total continuous current the TPD4S014 can handle at any given temperature.

7.4 Device Functional Modes

Table 1 is the function table for TPD4S014.

Table 1. Function Table

ОТР	UVLO	OVLO	EN	sw	ACK
Х	Н	X	X	OFF	Н
Х	X	Н	X	OFF	Н
L	L	L	Н	OFF	L
L	L	L	L	ON	L
Н	Х	Х	Х	OFF	Н

OTP = Over temperature protection circuit active

UVLO = Under voltage lock-out circuit active

OVLO = Over voltage lock-out circuit active

SW = Load switch

CP = Charge pump

X = Don't Care

H = True

L = False



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPD4S014 is a single-chip solution for USB charger port protection. This device offers low capacitance TVS type ESD clamps for the D+, D-, and standard capacitance for the ID pin. On the V_{BUS} pin, this device can handle over voltage protection up to 28 V. The over voltage lockout feature ensures that if there is a fault condition at the V_{BUS} line TPD4S014 is able to isolate the V_{BUS} line and protect the internal circuitry from damage. In order to let the voltage stabilize before closing the switch there is a 17 ms turn on delay after V_{BUS} crosses the UVLO threshold. This function acts as a de-glitch which prevents unnecessary switching if there is any ringing on the line during connection. Due to the body diode of the nFET switch, if there is a short to ground on V_{BUS} the system is expected to limit the current to V_{BUS} OUT.

8.2 Typical Applications

8.2.1 For Non-OTG USB Systems




Figure 12. Non-OTG Schematic

8.2.1.1 Design Requirements

Table 2 shows the design parameters.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Signal range on V _{BUS}	3.3 V – 5.9 V
Signal range on V _{BUS} OUT	3.9 V – 5.9 V
Signal range on D+/D- and ID	0 V – 5 V
Drive EN low (enabled)	0 V – 0.5 V
Drive EN high (disabled)	1 V – 6 V




8.2.1.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon. The designer needs to know the following:

- V_{BUS} voltage range
- Processor logic levels V_{OH} , V_{OL} for \overline{EN} and V_{IH} , V_{IL} for \overline{ACK} pins

8.2.1.3 Application Curves





8.2.2 For OTG USB Systems




Figure 16. OTG Schematic

8.2.2.1 Design Requirements

Table 3 shows the design parameters.

Table 3. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Signal range on V _{BUS}	3.3 V – 5.9 V
Signal range on V _{BUS} OUT	3.9 V – 5.9 V
Signal range on D+/D- and ID	0 V – 5 V
Drive EN low (enabled)	0 V – 0.5 V
Drive EN high (disabled)	1 V – 6 V

8.2.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon. The designer needs to know the following:

- V_{BUS} voltage range
- Processor logic levels V_{OH} , V_{OL} for \overline{EN} and V_{IH} , V_{IL} for \overline{ACK} pins
- OTG power supply output voltage range

8.2.2.3 Application Curves

Refer to Application Curves in the previous section.



9 Power Supply Recommendations

TPD4S014 Is designed to receive power from a USB 3.0 (or lower) V_{BUS} source. It can operate normally (nFET ON) between 3.0 V and 5.9 V. Thus, the power supply (with a ripple of V_{RIPPLE}) requirement for TPD4S014 to be able to switch the nFET ON is between 3.0 V + V_{RIPPLE} and 5.9 V - V_{RIPPLE} .

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
 - Keep traces between the connector and TPD4S014 on the same layer as TPD4S014.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

When designing layout for TPD4S014, note that $V_{BUS}OUT$ and V_{BUS} pins allow for extra wide traces for good power delivery. In the example shown, these pins are routed with 25 mil (0.64 mm) wide traces. Place the $V_{BUS}OUT$ and V_{BUS} capacitors as close to the device pins as possible. Pull \overline{ACK} up to the Processor logic level high with a resistor. Use external and internal ground planes and stitch them together with VIAs as close to the GND pins of TPD4S014 as possible. This allows for a low impedance path to ground so that the device can properly dissipate any ESD events.



10.2 Layout Example




Figure 17. Layout Recommendation



11 器件和文档支持

11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPD4S014DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZTE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4S014DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4S014DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司