GDO Pin Usage

By Siri Namtvedt

Keywords

- CC1100
- CC1101
- CC1150
- CC2500

- CC2550
- GDO Pin
- RXFIFO_OVERFLOW
- TXFIFO_UNDERFLOW

1 Introduction

CC1100, CC1101, and CC2500 have three digital output pins, GDO0, GDO1, and GDO2, which are general control pins configured using IOCFG0.GDO0_CFG, IOCFG1.GDO1_CFG, and IOCFG2.GDO2_CFG respectively. There are several different signals that can be monitored on the GDO pins and hence be useful for the MCU controlling the radio. GDO1 is the same pin as the SO pin on the SPI interface, thus the output programmed on this pin will only be valid when CSn is high. It is important to notice that the CC1150 and the CC2550 only have two digital output pins; GDO0 and GDO1.

Table of Contents

KEYWOR	RDS	1
1 INT	RODUCTION	1
2 AB	BREVIATIONS	2
3 100	CFGX = 0X06	3
3.1	TX WHEN IOCFGX = 0x06	3
3.1.1	<i>Error Free TX</i> ($IOCFGx = 0x06$)	3
3.1.2	$TXFIFO_UNDERFLOW$ (IOCFGx = $0x06$)	3
3.2	RX WHEN IOCFGX = 0x06	4
3.2.1	<i>Error Free RX</i> ($IOCFGx = 0x06$)	4
3.2.2	$RXFIFO_OVERFLOW$ (IOCFGx = $0x06$)	
3.2.3	Address Filtering (IOCFGx = 0x06)	5
3.2.4	Maximum Length Filtering (IOCFGx = 0x06)	5
4 IOC	CFGX = 0X00	6
5 100	CFGX = 0X01	7
6 IOC	CFGX = 0X02	8
7 100	CFGX = 0X03	8
	CFGX = 0X07	9
	FERENCES1	0
10 GE	NERAL INFORMATION	1
10.1	DOCUMENT HISTORY 1	1

2 Abbreviations

CRC	Cyclic Redundancy Check
FIFO	First-In-First-Out
ISR	Interrupt Service Routine
MCU	Micro Controller Unit
SPI	Serial Peripheral Interface

This signal is probably the most useful signal related to the packet handler engine. The GDOx pin is asserted when a sync word has been sent / received, and de-asserted at the end of the packet. In RX, the pin will de-assert when address filtering or maximum length filtering leads to a packet being discarded or if the RX FIFO overflows. In TX, the pin will de-assert if the TX FIFO underflows.

3.1 TX when IOCFGx = 0x06

3.1.1 Error Free TX (IOCFGx = 0x06)

Assume transmitting the following packet: 0x06, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06. The radio is configured to use variable packet length mode (PKTCTRL0.LENGTH_CONFIG = 1), CRC insertion is enabled (PKTCTRL0.CRC_EN = 1), and the data rate is 250 kbps.

After the sync word is transmitted (1), 9 more bytes are sent: 1 length byte + 6 payload bytes + 2 CRC bytes. This takes $(9 \cdot 8) \cdot (1 / 250000) = 288$ [us]. In Figure 1, the GDOx signal is high for about 292 us. The difference between the theoretical value and the measure value is due to internal delays in the signal path. The radio will be in the state determined by MCSM1.TXOFF_MODE after GDOx is de-asserted (2).

ML to M2 = -292.08 us							
Scale 47 us/div 📓 🕂 ป	1 Delay	327.73 4 375 us					
Bus/Signal	Simple Trigger	7 266 us 45.73 us	186.7 us 233.7 us 280	112 7 us 327.7 us 374.	7 us 421.7 us	468.7 us 615.7 us	062.7 us 009.7 us 056.7
∎miso_t	X ×	1	and the second s	1			
MOSI_T	X ×	•		0			
SCLK_T	X ×			0	and the second s		
CSn_T	- Ł ×	1 0		1 ┥		and the second sec	
SYNC_SENT/PACKET_SENT	X ×		0	1		1	2 0

Figure 1. Error Free TX (IOCFGx = 0x06)

3.1.2 TXFIFO_UNDERFLOW (IOCFGx = 0x06)

Assume transmitting the following packet: 0x03, 0x01, 0x02. The radio is configured as described in 3.1.1.

Since variable packet length mode is used, transmitting this packet will make the radio enter the TXFIFO_UNDERFLOW state (the length byte is 3, but there are only two bytes in the payload; 0x01 and 0x02). This means that the GDOx signal will be de-asserted (2) after $(3 \cdot 8) \cdot (1 / 250000) = 96$ [us] ((1) shows sync transmitted). The only way to get out of TXFIFO_UNDERFLOW state is to issue a SFTX strobe. This will get the radio back to IDLE state, regardless of the MCSM1.TXOFF_MODE setting.

M to M2 = -100.085 us											
Scale 32.5 us/div 🖩 ±1.± ±	1 Delay	220.3125 us	<u>н т</u> т <u>э</u> г н]							
Bus/Signal	Simple Trigger	↓ 188 us 25.31 us ↓ ↓	57.81 us 90.31 us	122.8 us 155.3 us	187.8 us	220.3 us 252.8 us	285.3 us	317.8 us	M2 350.3 us		415.3 us 447
MISO_T	X ×	1 þ				1					
MOSI_T	X ×	o ppp				0					
SCLK_T	X ×	0				0					
CSn_T	٦ ×	1 0				1			4		
SYNC_SENT/PACKET_SENT	X ×			0					1	1	2

Figure 2. TXFIFO_UNDERFLOW (IOCFGx = 0x06)

3.2 RX when IOCFGx = 0x06

3.2.1 Error Free RX (IOCFGx = 0x06)

Assume receiving the packet transmitted in 3.1.1. As seen in Figure 3, the GDOx signal on the receiver (SYNC RECEIVED / PACKET RECEIVED) is asserted (3) and de-asserted (4) just after the GDOx signal on the transmitter (SYNC SENT / PACKET SENT) is asserted (1) and de-asserted (2). The radio will be in the state determined by MCSM1.RXOFF_MODE after GDOx is de-asserted.

MI to M2 = -290.49 us				
Scale 51.6 us/div II 11: 11: 1	elay, 333.822656 us			
		4.22 us 75.82 us 127.4 us 179 us	82 230.6 us 282.2 us 333.8 us 385.4 us 437 us 488	.6 us 540.2 us 591.8 us 643.4 us
Bus/Signal	Simple Ingger	A set of the set of	230.0 ds 282.2 ds 333.0 ds 360.4 ds 460 ds 460	
∎miso_t	X	and the second sec	1	
MOSI_T	X × 0	and a second sec	0	
SCLK_T	X ¥ 0		0	
CSn_T)	1	
SYNC_SENT/PACKET_SENT	× ×	0	1	1 2
MOSI_R	× ×		O the second sec	
MISO_R	× ×		1	
SCLK_R	× *		0	
CSn_R	× ×		1	and the second s
SYNC_RECEIVED / PACKET_RECEIVED	× ×	0	3	1 4

Figure 3. Error Free RX (IOCFGx = 0x06)

3.2.2 RXFIFO_OVERFLOW (IOCFGx = 0x06)

The transmitted packet is still the same as in 3.1.1, but the receiver has been configured to use fixed packet length mode (PKTCTRL0.LENGTH_CONFIG = 0) and the packet length is set to 70 (PKTLEN = 0x46). Sync word is received (3) immediately after the sync word has been transmitted (1). However, when the packet it sent (2), the receiver continues in RX state since it is configured to receive 70 bytes. After 2.15 ms the radio enters RXFIFO_OVERFLOW state (4). It only takes $(64 \cdot 8) \cdot (1 / 250000) = 2.048$ [ms] to fill up the RX FIFO, but due to some internal buffering, it takes some additional time before RXFIFO_OVERFLOW state is entered. The only way to get out of RXFIFO_UNDERFLOW state is to issue a SFRX strobe. This will get the radio back to IDLE state, regardless of the MCSM1.RXOFF_MODE setting. Please see the Errata Note for a description of a bug related to the RXFIFO_OVERFLOW state.

MI to M2 = -2.149265 ms		
Scale 192 us/div 📓 ±11± * De	lay 1.25940625	ins HIN. T IL
	and the second s	
Bus/Signal	Simple Trigger	107.4 us 299.4 us 491.4 us 683.4 us 875.4 us 1.067 ms 1.259 ms 1.451 ms 1.643 ms 1.835 ms 2.027 ms 2.219 ms 2.411 ms
MISO_T	X ×	1
∎mosi_t	X ×	0
∎sclk_t	X ×	0
CSn_T	٦ ×	1
SYNC_SENT/PACKET_SENT	X ×	0 1 1 2 0
∎mosi_R	X ×	0
MISO_R	X ×	
SCLK_R	X ×	0
CSn_R	X ×	
SYNC_RECEIVED / PACKET_RECEIVED	X ×	0 3 1 4

Figure 4. RXFIFO_OVERFLOW (IOCFGx = 0x06)

3.2.3 Address Filtering (IOCFGx = 0x06)

Assume transmitting the following packet: 0x0A, 0x07, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A (the radio settings are the same as in 3.1.1). The receiver have the same radio settings as the transmitter, but in addition it is configured to use address filtering (PKTCTRL1.ADR_CHK = 1 and ADDR = 0x06). When address filtering is enabled, the receiver will interpret the second byte received after the sync word as the address (if fixed packet length mode where used (PKTCTRL0.LENGTH_CONFIG = 0), it would interpret the first byte after sync as the address byte, since the packet would not have a length byte).

MI to M2 = -66.215 us						
Scale 61 us/div 🖩 ±11± ±11±	elay 400.594531 us	5 B K 1± T ± N				
	100.394331 Us			82	m(
Bus/Signal			217.6 us 278.6 us 339.6 us	400.6 us 4	61.6 us 522.6 us 583.6 us	644.6 us 705.6 us 766.6 us
MISO_T	× × 1			1		
	× × • 0			0		
∎sclk_t	X * 0			0		
[]csn_T	₹¥1	0		1		
SYNC_SENT/PACKET_SENT	× ×		O Contractor	Г	1	0
	X ×		and the second second	0		
MISO_R	X ×		a state of the second sec	1		
SCLK_R	× ×		and the second	0		
CSn_R	X ×					
SYNC_RECEIVED / PACKET_RECEIVED	× *		0	1 1 2	2	0

Figure 5. Address Filtering (IOCFGx = 0x06)

Since the receiver has the address 0x06 (ADDR = 0x06) and the second byte received after sync is 0x07, the packet will be discarded and GDOx will de-assert (2). Figure 5 shows that GDOx is de-asserted after 66 us (2 bytes must be received before the address is checked; $(2 \cdot 8) \cdot (1 / 250000) = 64$ [us] ((1) shows sync received). After GDOx is de-asserted, the radio will go back to RX state, regardless of the MCSM1.RXOFF_MODE setting.

3.2.4 Maximum Length Filtering (IOCFGx = 0x06)

If using maximum length filtering (PKTCTRL0.LENGTH_CONFIG = 1 and PKTLEN set to the maximum packet length the radio should accept) the GDOx signal will behave the same way as described in 3.2.3. However, the GDOx pin will be de-asserted (2) after 32 us (and not 64 us) since only the length byte has to be received before the filtering can take place. After the GDOx signal has been de-asserted, the radio will also in this case go back to RX state, regardless of the MCSM1.RXOFF_MODE setting. In Figure 6 ((1) is sync received), the transmitted packet is the same as the one described in 3.2.3. On the receiver, PKTLEN = 0x09 (with PKTLEN $\ge 0x0A$, the packet would be received properly).

MI to M2 = -34.18 us			
Scale 61.8 us/div II 11t 11t	slay 398.203125	5 B H 11 T 11 H	
			12 B L
Bus/Signal	Simple Trigger	27.4 us 89.2 us 151 us 212.8 us 274.6 us 336.4 us 39	18.2 us 460 us 521.8 us 583.6 us 645.4 us 707.2 us 769 us ▼ · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
MISO_T	X ×		1
MOSI_T	X ×	0	0
SCLK_T	X ×	0	jo
CSn_T	٦ ×	1_0	1
SYNC_SENT/PACKET_SENT	X ×		1 0
MOSI_R	X ×	and the second se	0
MISO_R	X ×		1
SCLK_R	X ×	and the second se	0
CSn_R	X ×		1
SYNC_RECEIVED / PACKET_RECEIVED	X ×	0 1	41 ▶ <u>2</u> 0

Figure 6. Maximum Length Filtering (IOCFGx = 0x06)

This signal is associated with the RX FIFO and is asserted when the RX FIFO is filled at or above the RX FIFO threshold and de-asserted when the RX FIFO is drained below the same threshold. This signal is not valid for CC1150 and CC2550.

Assume the same packet being transmitted as in 3.2.3. On the receiver, FIFOTHR.FIFO_THR = 0 (4 bytes in the RX FIFO) and append status is enabled (PKTCTRL1.APPEND_STATUS = 1). This means that a total of 13 bytes is put in the RX FIFO (1 length byte + 10 data bytes + 2 status bytes). It takes $(4 \cdot 8) \cdot (1 / 250000) = 128$ [us] after sync word is received (1) until the GDOx pin indicated that there are 4 bytes in the RX FIFO (2). When 10 bytes has been read from the RX FIFO (and there are 3 bytes left), the GDOx pin is de-asserted (3).

Burstignal Simple Trigger Burstignal Simple Trigger MISO_T X MOSI_T X ScLK_T X CSn_T X SYNC_SENT/PACKET_SENT X MISO_R X ScLK_R X SYNC_RECEVED / PACKET_RECEVED X SYNC_RECEVED / PACKET_RECEVED X	Scale 66.1 us/div 🖩 🕂 🛨 De	lay 428.070313	3 us 🖩 阔 🕂 🕇 :	±л н					
Burshall Simple right Miso_T X Mosi_T X ScLk_T X Csn_T X SWNC_SENT / PACKET_SENT X Miso_R X Miso_R X ScLk_R X SYNC_RECEIVED / PACKET_RECEIVED X			Ţ				<u>u</u>		
Imosi, T X * 0 Isclk, T X * 0 0 Isclk, T E 1 0 1 Isrnc, Sent/Packet_Sent X * 0 1 0 Isrnc, Sent/Packet_Sent X * 0 1 0 0 Imso, R X * 0 1 0 <th>Bus/Signal</th> <th>Simple Trigger</th> <th></th> <th>163.7 us 229.8 us</th> <th>295.9 us 362 us</th> <th>428.1 us 494.2 us</th> <th>560.3 us 626.4 us</th> <th>692.5 us 758.6 us</th> <th>824.7 us</th>	Bus/Signal	Simple Trigger		163.7 us 229.8 us	295.9 us 362 us	428.1 us 494.2 us	560.3 us 626.4 us	692.5 us 758.6 us	824.7 us
Iscuk_T X */ Image: Construct sent in the imag	MISO_T	X				1			
CSn_T R R I <td>MOSI_T</td> <td>X ×</td> <td></td> <td></td> <td></td> <td>0</td> <td></td> <td></td> <td></td>	MOSI_T	X ×				0			
Image: Synkc_Sentry Packet_Sentry X Image: Synkc_Sentry Packet_Sentry Image: Synkc_Sentry Packet_Sentry Image: Synkc_Sentry I	SCLK_T	X ×				0			
Mosi_R X I 0 0 Imso_R X I <td< td=""><td>CSn_T</td><td>£ \$</td><td>1 0</td><td></td><td></td><td>1</td><td></td><td></td><td></td></td<>	CSn_T	£ \$	1 0			1			
MISO_R X I DSCLK_R X 0 CSn_R X 0 CSn_R R X 0 SYNC_RECEIVED / PACKET_RECEIVED X 0	SYNC_SENT/PACKET_SENT	X ×		0			1		\mathbb{I}°
Isclk,r X * 0 Csn_R X */ 1 0 Isync_received / Packet_received X */ 0 1 0	MOSI_R	X ×		and the second se		0			0
CSn_R X * 1 0 CSn_Rceceived / Packet_Received X * 0 1 0	MISO_R	X ×		and the second se	No. And Andrewson (1997)	1			
	Sclk_R	X ×			and the second s	0			
	CSn_R	X ×			and the second sec	1			0
	SYNC_RECEIVED / PACKET_RECEIVED	X ×		0	1	and the second s	1		
	FIFO THRESHOLD REACHED	X ×		0		← →	2	1	3
	r						_	×	

Figure 7. IOCFGx = 0x00

This signal is associated with the RX FIFO and is asserted when the RX FIFO is filled at or above RX FIFO threshold or the end of packet is reached. It de-asserts when the RX FIFO is empty. This signal is not valid for CC1150 and CC2550.

Assume transmitting the packet described in 3.2.3. After the sync word is received (1) it takes $(4 \cdot 8) \cdot (1 / 250000) = 128$ [us] before the RX FIFO threshold is reached (2) (see Figure 8).

MI to M2 = 130.21 us							
Scale 67.5 us/div 📕 👥 🛨	lay 432.8125 u	в 🖩 🖊 🖭 '	Г ⊐ L ⊨				
	1. C.	Ţ		, u de la companya de	l ii		
Bus/Signal	Simple Trigger		us 162.8 us 230.3	3 us 297.8 us 365.3 us	432.8 us 500.3 us	567.8 us 635.3 us 702.8 u	s 770.3 us 837.8 us
∎miso_t	X×	1			1		
∎mosi_t	X ×	0			0		
SCLK_T	X ×	0			0		
CSn_T	٦ ×	1 0	No. of Concession, Name		1		
SYNC_SENT/PACKET_SENT	X ×		0			1	0
MOSI_R	X ×		and the second sec)		0 1
MISO_R	X ×			and a second sec			1
SCLK_R	X ×			and the second s)		• • • • • • • •
CSn_R	X ×			Constant of the second			0 1
SYNC_RECEIVED / PACKET_RECEIVED	X ×		0	1	and a start of the	1	0
FIFO THRESHOLD REACHED	X ×			0	$\leftarrow $	2 1	0

Figure 8. IOCFGx = 0x01 (RX FIFO Filled Above Threshold)

For the transmission showed in Figure 9, the RX FIFO threshold is changed to 16 (FIFOTHR.FIFO_THR = 3). Since only 13 bytes are to be received in the RX FIFO, the GDOx pin is not asserted before the whole packet has been received (1) (same time as the packet received signal is de-asserted (2)).

palonet i o o o i i o a o igi				••• (= <i>))</i> .			
MISO_T	X	¥	1			1	
MOSI_T	X	¥	0			0	
SCLK_T	X	¥	0			0	
CSn_T	Ł	¥	1 0			1	
FIFO THRESHOLD REACH	X	¥			0		
MOSI_R	X	¥			0		0
SYNC_SENT/PACKET_SENT	X	¥		0		1	0
MISO_R	X	¥			1		
SCLK_R	X	¥			0		
CSn_R	X	¥			1		0
SYNC_RECEIVED / PACKET_RECEIVED	X	¥		0		1	<mark>2</mark> o
FIFO THRESHOLD REACHED	×	¥			0		1 ¹ 3

Figure 9. IOCFGx = 0x01 (End of Packet Reached)

The GDOx pin is de-asserted when the RX FIFO is empty (3). It is important to remember that due to a bug related to the RX FIFO one should never empty the RX FIFO before the last byte of the packet has been received (See Errata Notes for CC1100 [1], CC1101 [2], and CC2500 [3]).

This signal is associated with the TX FIFO; it is asserted when the TX FIFO is filled at or above the TX FIFO threshold and is de-asserted when the TX FIFO is below the same threshold. Assume writing 11 bytes to the TX FIFO. FIFOTHR.FIFO_THR = 14, meaning that there will be five bytes in the TX FIFO when the signal is asserted (1). The signal is de-asserted (2) when the number of bytes in the TX FIFO goes below five. To illustrate this, the TXBYTES register was read just after the signal was de-asserted and it shows that there are four bytes in the TX FIFO (3).

	× × a	1	
		0	b
		0	6
CSn_T	₹ × 1 0	1	
FIFO THRESHOLD REACHED	X × VI	1	20/
			¥ 👻
	<u> </u>		0
			1 0
0 1	0) 1	120	1

Figure 10. IOCFGx = 0x02

7 IOCFGx = 0x03

This signal is associated with the TX FIFO; it asserts when TX FIFO is full and de-asserts when the TX FIFO is drained below the TX FIFO threshold. If $FIFOTHR.FIFO_THR = 0$ (TX FIFO threshold = 61 bytes) and 64 bytes are written to the TX FIFO, the GDOx signal will behave as shown in Figure 11; It asserts after 64 bytes have been written to the TX FIFO (1) and de-asserts when there are less than 61 bytes left (2). Reading the TXBYTES register after the GDOx was de-asserted shows that there are 60 bytes left in the TX FIFO (3).

MISO_T	X	¥						1	
MOSI_T	X	×	<u> </u>					0	0
SCLK_T	X	¥	•					0	0
CSn_T	- E	¥	1	0				1	1
FIFO THRESHOLD REACHED	X	¥		0		1		1	20/
				1 0	1		0	1	0
				۰ L	1				


Figure 11. IOCFGx = 0x03

101010101010101

101010101010101

8 IOCFGx = 0x07

This signal is asserted when a packet has been received with CRC OK and is de-asserted when the first byte is read from the RX FIFO. The signal is not valid for CC1150 and CC2550. Note that on the CC2500, this signal is only valid when $PKTCTRL0.CC2400_EN = 1$. Figure 12 shows an 11 bytes long packet being transmitted. (1) shows sync sent and (2) shows packet sent. The GDOx signal is asserted (3) when the packet has been received (4) and is de-asserted after the first byte is read from the RX FIFO (5).






Figure 12. IOCFGx = 0x07

Assume the following scenario: The GDOx pin is used to generate an interrupt when a packet with CRC OK has been received. This means that if a faulty packet is being received, no interrupt is generated and hence the faulty packet will be in the RX FIFO, potentially causing the RX FIFO to overflow. A solution would be to use the CRC auto flush function (PKTCTRL1.CRC_AUTOFLUSH = 1), which will flush the entire RX FIFO if the CRC check fails. The problem is that for the CRC filtering to work, PKTCTRL0.CC2400_EN must be 0. This means that using this approach will only work on the CC1100 where this GDOx signal is valid for both PKTCTRL0.CC2400_EN = 0 and PKTCTRL0.CC2400_EN = 1. It is, however, still possible to use the CRC OK signal on the CC2500, but it should not be used as the single source of interrupt to an MCU. One way of using this signal is to use sync received / packet received (IOCFGx = 0x06) to generate an interrupt on falling edge and then, in the ISR, check if the GDOx pin, indicating CRC OK, is asserted or not. If the GDOx pin is not asserted, the received packet is faulty and the RX FIFO should be flushed by issuing an SFRX strobe. Remember that the SFRX strobe should only be issued when the radio is in RXFIFO_OVERFLOW state or when in IDLE state.

9 References

- [1] <u>CC1100 Single-Chip Low Cost Low Power RF-Transceiver, Data sheet</u> (cc1100.pdf)
- [2] <u>CC1101 Single-Chip Low Cost Low Power RF-Transceiver, Data sheet</u> (cc1101.pdf)
- [3] <u>CC2500 Single-Chip Low Cost Low Power RF-Transceiver, Data sheet</u> (cc2500.pdf)

10 General Information

10.1 Document History

Revision	Date	Description/Changes
SWRA121A	2007.10.22	Added reference table. Removed logo from header. Added CC1101
SWRA121	2006.12.18	Initial release.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated