# **TPS659106 User's Guide For i.MX53 Processors Version A**

## **User's Guide**



Literature Number: SWCU090A July 2011—Revised November 2012

#### **WARNING: EXPORT NOTICE**

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorisation from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws. This provision shall survive termination or expiration of this Agreement.

According to our best knowledge of the state and end-use of this product or technology, and in compliance with the export control regulations of dual-use goods in force in the origin and exporting countries, this technology is classified as follows:

US ECCN: EAR99 EU ECCN: EAR99

And may require export or re-export license for shipping it in compliance

with the applicable regulations of certain countries.



## **Contents**

| 1 | Introduction   |                                     |  |  |
|---|--|-------------------------------------|--|--|
| 2 | Connection Diagram and TPS659106 EEPROM Configuration For i.MX53 |                                     |  |  |
|   | 2.1  | First Initialization                |  |  |
|   | 2.2  | Event Management Through Interrupts |  |  |
| 3 | Revisio  | on History9                         |  |  |



### TPS659106 User's Guide For i.MX53 Processors

This document can be used as a reference for connectivity between the TPS659106 power-management unit (PMU) and the Freescale i.MX53 processor.

#### 1 Introduction


This document can be used as a reference for connectivity between the TPS659106 PMU and Freescale i.MX53 processor. This document does not provide details about the power resources or the functionality of the PMU device. Refer to the TPS65910x data sheet (TI Literature Number SWCS046) for such information. For information about i.MX53 processors, refer to official information from Freescale.

#### 2 Connection Diagram and TPS659106 EEPROM Configuration For i.MX53

Figure 1 shows connection diagram between the i.MX53 processor and the TPS659106.

Table 1 shows the TPS659106 EEPROM configuration for the i.MX53.





Notes for connection diagram:

- To support the i.MX53 power-up sequence, connect BOOT0 to ground and BOOT1 to VRTC to select the EEPROM boot mode.
- The TPS659106 powers up when a supply is inserted for the first time (defined by the EEPROM bit).
- The level shifter for the 32-kHz clock can be replaced by a resistive divider.
- NVCC\_EMI\_DRAM of the processor is assumed to be from a discrete buck converter. VDIG1 can be used as an
  enable signal for the buck.
- The TPS659106 digital control signal level is defined by the VDDIO connection.

Figure 1. Connection Diagram, TPS659106 For i.MX53



#### Table 1. TPS659106 EEPROM Configuration

| Register                     | Bit            | Description  | TPS659106 EEPROM |
|------------------------------|----------------|--|------------------|
| VDD1_OP_REG                  | SEL            | VDD1 voltage level selection for boot  | 1.1 V            |
| VDD1_REG                     | VGAIN_SEL      | VDD1 gain selection, x1 or x2  | x1               |
| EEPROM                       |                | VDD1 time slot selection   | 3                |
| DCDCCTRL_REG                 | VDD1_PSKIP     | VDD1 pulse skip mode enable  | Skip enabled     |
| VDD2_OP_REG /<br>VDD2_SR_REG | SEL            | VDD2 voltage level selection for boot  | 1.275 V          |
| VDD2_REG                     | VGAIN_SEL      | VDD2 gain selection, x1 or x3  | x1               |
| EEPROM                       |                | VDD2 time slot selection   | 2                |
| DCDCCTRL_REG                 | VDD2_PSKIP     | VDD2 pulse skip mode enable  | Skip enabled     |
| VIO_REG                      | SEL            | VIO voltage selection  | 1.8 V            |
| EEPROM                       |                | VIO time slot selection  | 3                |
| DCDCCTRL_REG                 | VIO_PSKIP      | VIO pulse skip mode enable   | Skip enabled     |
| EEPROM                       |                | VDD3 time slot   | OFF              |
| VDIG1_REG                    | SEL            | LDO voltage selection  | 1.8 V            |
| EEPROM                       |                | LDO time slot  | 4                |
| VDIG2_REG                    | SEL            | LDO voltage selection  | 1.8 V            |
| EEPROM                       |                | LDO time slot  | 1                |
| VDAC REG                     | SEL            | LDO voltage selection  | 2.6 V            |
| EEPROM                       |                | LDO time slot  | 4                |
| VPLL_REG                     | SEL            | LDO voltage selection  | 2.5 V            |
| EEPROM                       |                | LDO time slot  | OFF              |
| VAUX1_REG                    | SEL            | LDO voltage selection  | 2.5 V            |
| EEPROM                       |                | LDO time slot  | 3                |
| VMMC_REG                     | SEL            | LDO voltage selection  | 2.8 V            |
| EEPROM .                     | 011            | LDO time slot  | 4                |
| VAUX33_REG                   | SEL            | LDO voltage selection  | 2.8 V            |
| EEPROM                       |                | LDO time slot  | 5                |
| VAUX2_REG                    | SEL            | LDO voltage selection  | 3.3 V            |
| EEPROM                       |                | LDO time slot  | 5                |
| CLK32KOUT                    |                | CLK32KOUT time slot  | 7                |
| NRESPWRON                    |                | NRESPWRON time slot  | 7 + 1            |
| VRTC_REG                     | VRTC_OFFMASK   | 0 = VRTC LDO will be in low-power mode during the OFF state. 1 = VRC LDO will be in full-power mode during the OFF state.                | Low-power mode   |
| DEVCTRL_REG                  | RTC_PWDN       | 0 = RTC in normal power mode<br>1 = Clock gating of RTC register and logic,<br>low-power mode  | 1                |
| DEVCTRL_REG                  | CK32K_CTRL     | 0 = Clock source is crystal/external clock.<br>1 = Clock source is internal RC oscillator.   | RC               |
| DEVCTRL2_REG                 | TSLOT_LENGTH   | Boot sequence time slot duration:<br>0 = 0.5 ms<br>1 = 2 ms  | 2 ms             |
| DEVCTRL2_REG                 | IT_POL         | 0 = INT1 signal will be active low.<br>1 = INT1 signal will be active high.  | Active high      |
| INT_MSK_REG                  | VMBHI_IT_MSK   | 0 = Device automatically switches on at NO SUPPLY-to-OFF or BACKUP-to-OFF transition.  1 = Start-up is reason required before switch-on. | 0                |
| VMBCH_REG                    | VMBCH_SEL[1:0] | Select threshold for main battery comparator threshold VMBCH.  | Bypass           |



#### 2.1 First Initialization

#### 2.1.1 I/O Polarity/Muxing Configuration

Program the SLEEPSIG\_POL bit in the DEVCTRL2\_REG register according to the GPIO level setting on the i.MX53 processor. This can be set to active low or active high for SLEEP transitions. Software configuration allows specific power resources to enter a low consumption state.

Set the DEV\_SLP bit in the DEVCTRL\_REG register to 1 to allow SLEEP transitions when requested.

Update the GPIO0 configuration (GPIO0 REG) based on your needs.

#### 2.1.2 Define Wake-Up/Interrupt Event (Sleep Or Off)

Select the appropriate bits in the INT\_MSK\_REG and INT\_MSK2\_REG registers to activate an interrupt to the processor on the INT1 line.

#### 2.1.3 Backup Battery Configuration

If a backup battery is used, then enable backup battery charging by setting the BBCHEN bit in the BBCH\_REG register to 1. The maximum voltage can be set based on backup battery specifications by using the BBSEL bits in the BBCH\_REG register.

#### 2.1.4 DCDC and Voltage Scaling Resource Configuration

If the SmartReflex<sup>™</sup> interface is not used for voltage scaling (power saving) then these pins can be used to control the power resources.

Configure two operating voltages for DCDC1 and DCDC2:

- SEL bit in the VDDx\_OP\_REG register = Roof voltage (Enx ball high)
- SEL bit in the VDDx\_SR\_REG register = Floor voltage (Enx ball low)

Assign control for DCDC1 to SCLSR EN1 and DCDC2 to SCLSR EN2:

- Set the VDD1 EN1 bit in the EN1 SMPS ASS REG register to 1
- Set the VDD2\_EN2 bit in the EN2\_SMPS\_ASS\_REG register to 1
- Set the VDD2\_KEEPON bit in the SLEEP\_KEEP\_RES\_ON\_REG register to 1 (allow low-power mode)
- Set the VDD1 KEEPON bit in the SLEEP KEEP RES ON REG register to 1 (allow low-power mode)

#### 2.1.5 Sleep Platform Configuration

Configure the state of the LDOs when the SLEEP signal is used. (By default, in the SLEEP state the LDO voltage is maintained but the transient and load capability is reduced.)

Resources that must provide full load capability must be set in the SLEEP\_KEEP\_LDO\_ON\_REG register.

Resources that can be set to off in the SLEEP state to optimize power consumption must be set in the SLEEP\_SET\_LDO\_OFF\_REG register.

#### 2.2 Event Management Through Interrupts

#### 2.2.1 INT STS REG.VMBHI IT

The VMBHI\_IT interrupt bit indicates that a supply (VBAT) is connected. Leaving the BACKUP or NO SUPPLY state, initialization of the system is needed (see Section 2.1, First Initialization).

#### 2.2.2 INT\_STS\_REG.PWRON\_IT

The PWRON\_IT interrupt bit is triggered by a PWRON button press. If the device is in the OFF or SLEEP state, this acts as a wake-up event and resources are reinitialized.



#### 2.2.3 INT\_STS\_REG.PWRON\_LP\_IT

The PWRON\_LP\_IT interrupt bit is the PWRON long press interrupt. This interrupt is generated when the PWRON switch is pressed for 6 seconds. The application processor can decide to acknowledge the interrupt. If this interrupt is not acknowledged in the next 2 seconds, the device interprets this as a power-down event.

#### 2.2.4 INT\_STS\_REG.HOTDIE\_IT

The HOTDIE\_IT interrupt bit indicates that the temperature of the die is reaching the maximum limit. Software must take action to decrease power consumption before automatic shutdown.

#### 2.2.5 INT STS REG.VMBDCH IT

The VMBDCH\_IT interrupt bit indicates that the input supply is low and the processor must prepare a shutdown to prevent from losing data.

This interrupt is linked to VBAT but does not apply in a system where the PMIC is not connected directly to VBAT, but to 5-V rails.

#### 2.2.6 INT STS2 REG.GPIO R/F IT

The GPIO interrupt event can be used to awaken the device from the SLEEP state. This can be an interrupt coming from any peripheral device or alike. This wake-up event is not valid for transitions from the OFF state.

#### 2.2.7 INT\_STS\_REG.RTC\_ALARM\_IT

The RTC\_ALARM\_IT interrupt bit is triggered when the set RTC alarm time is reached.



Revision History www.ti.com

#### 3 **Revision History**

The following table summarizes the TPS659106 User's Guide For i.MX53 Processors versions.

Note: Numbering may vary from previous versions.

| Version | Literature Number | Date          | Notes   |
|---------|-------------------|---------------|---------|
| *       | SWCU090           | July 2011     | See (1) |
| А       | SWCU090A          | November 2012 | See (2) |

TPS659106 User's Guide For i.MX53 Processors, (SWCU090) - Initial release

VCC power-up sequence: Replcae 2 by 3 VDD1 default on: Replace 1.35 V by 1.1 V VDDGP power-up sequence: Replace 3 by 2 VDD2 default on: Replace 1.1 V by 1.275 V

TPS659106 User's Guide For i.MX53 Processors, (SWCU090A) -

Figure 1 - Update:

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>