TMS320TCI6487/88 DSP Ethernet Media Access Controller (EMAC)/ Management Data Input/Output (MDIO)

User's Guide



Literature Number: SPRUEF0C July 2006–Revised March 2012



Contents

Prefa	ace		11
1	Introduo	ction	12
	1.1	Purpose of the Peripheral	12
	1.2	Features	12
	1.3	Functional Block Diagram	13
	1.4	Industry Standard(s) Compliance Statement	14
2	EMAC F	Functional Architecture	15
	2.1	Clock Control	15
	2.2	Memory Map	15
	2.3	System Level Connection	16
	2.4	Ethernet Protocol Overview	18
	2.5	Programming Interface	20
	2.6	EMAC Control Module	29
	2.7	Management Data Input/Output (MDIO) Module	
	2.8	EMAC Module	
	2.9	Media Independent Interfaces	
	2.10	Packet Receive Operation	
	2.11	Packet Transmit Operation	
	2.12	Receive and Transmit Latency	
	2.13	Transfer Node Priority	
	2.14	Reset Considerations	
	2.15	Initialization	
	2.16	Interrupt Support	
	2.17	Pulse Interrupts	
	2.18	SGMII Interface	
	2.19	SERDES Macro and Configurations	
	2.20	MAC Address	
	2.21	Power Management	
	2.22	Emulation Considerations	
3		Subsystem SGMII Registers	
	3.1	Introduction	
	3.2	Identification and Version Register (IDVER)	
	3.3	Software Reset Register (SOFT_RESET)	
	3.4	Emulation Control Register (EM_CONTROL)	
	3.5	Interrupt Control Register (INT_CONTROL)	
	3.6	Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN)	
	3.7	Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN)	
	3.8	Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN)	
	3.9	Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN)	
	3.10	Core0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT)	
	3.11	Core0/1/2 Receive Status Register (C0/1/2_RX_STAT)	71

www	.ti.com		
	3.12	Core0/1/2 Transmit Status Register (C0/1/2_TX_STAT)	72
	3.13	Core0/1/2 Misc Status Register (C0/1/2_MISC_STAT)	72
	3.14	Core0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX)	73
	3.15	Core0/1/2 Transmit Interrupts per Millisecond Register (C0/1/2_TX_IMAX)	73
4	SGMII F	Registers	74
	4.1	Introduction	74
	4.2	Identification and Version Register (IDVER)	75
	4.3	Software Reset Register (SOFT_RESET)	75
	4.4	Control Register (CONTROL)	76
	4.5	Status Register (STATUS)	77
	4.6	Advertised Ability Register (MR_ADV_ABILITY)	78
	4.7	Link Partner Advertised Ability Register (MR_LP_ADV_ABILITY)	79
	4.8	Transmit Configuration Register (TX_CFG)	80
	4.9	Receive Configuration Register (RX_CFG)	82
	4.10	Auxiliary Configuration Register (AUX_CFG)	84
5	EMAC I	Port Registers	86
	5.1	Introduction	86
	5.2	Transmit Identification and Version Register (TXIDVER)	90
	5.3	Transmit Control Register (TXCONTROL)	90
	5.4	Transmit Teardown Register (TXTEARDOWN)	91
	5.5	Receive Identification and Version Register (RXIDVER)	91
	5.6	Receive Control Register (RXCONTROL)	92
	5.7	Receive Teardown Register (RXTEARDOWN)	
	5.8	Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)	93
	5.9	Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)	
	5.10	Transmit Interrupt Mask Set Register (TXINTMASKSET)	
	5.11	Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)	
	5.12	MAC Input Vector Register (MACINVECTOR)	
	5.13	MAC End Of Interrupt Vector Register (MACEOIVECTOR)	
	5.14	Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)	
	5.15	Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)	
	5.16	Receive Interrupt Mask Set Register (RXINTMASKSET)	
	5.17	Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)	
	5.18	MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)	
	5.19	MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)	
	5.20	MAC Interrupt Mask Set Register (MACINTMASKSET)	
	5.21	MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)	
	5.22	Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)	
	5.23	Receive Unicast Enable Set Register (RXUNICASTSET)	
	5.24	Receive Unicast Clear Register (RXUNICASTCLEAR)	
	5.25	Receive Maximum Length Register (RXMAXLEN)	
	5.26	Receive Buffer Offset Register (RXBUFFEROFFSET)	
	5.27	Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)	
	5.28	Receive Channel 0-7 Flow Control Threshold Register (RX <i>n</i> FLOWTHRESH)	
	5.29	Receive Channel 0-7 Free Buffer Count Register (RXnFREEBUFFER)	
	5.30	MAC Control Register (MACCONTROL)	
	5.31	MAC Status Register (MACSTATUS)	
	5.32	Emulation Control Register (EMCONTROL)	
	5.33	FIFO Control Register (FIFOCONTROL)	114



w	w	w	2	ti		С	ი	m	۱
**	**	**	٠	•••	٠	v	0	••	۰

	5.34	MAC Configuration Register (MACCONFIG)	115
	5.35	Soft Reset Register (SOFTRESET)	115
	5.36	MAC Source Address Low Bytes Register (MACSRCADDRLO)	116
	5.37	MAC Source Address High Bytes Register (MACSRCADDRHI)	116
	5.38	MAC Hash Address Register 1 (MACHASH1)	117
	5.39	MAC Hash Address Register 2 (MACHASH2)	118
	5.40	Back Off Test Register (BOFFTEST)	118
	5.41	Transmit Pacing Algorithm Test Register (TPACETEST)	119
	5.42	Receive Pause Timer Register (RXPAUSE)	119
	5.43	Transmit Pause Timer Register (TXPAUSE)	120
	5.44	MAC Address Low Bytes Register (MACADDRLO)	120
	5.45	MAC Address High Bytes Register (MACADDRHI)	121
	5.46	MAC Index Register (MACINDEX)	121
	5.47	Transmit Channel 0-7 DMA Head Descriptor Pointer Register (TXnHDP)	122
	5.48	Receive Channel 0-7 DMA Head Descriptor Pointer Register (RXnHDP)	122
	5.49	Transmit Channel 0-7 Completion Pointer Register (TXnCP)	122
	5.50	Receive Channel 0-7 Completion Pointer Register (RXnCP)	123
	5.51	Network Statistics Registers	124
6	MDIO R	egisters	133
	6.1	Introduction	133
	6.2	MDIO Version Register (VERSION)	133
	6.3	MDIO Control Register (CONTROL)	134
	6.4	PHY Acknowledge Status Register (ALIVE)	135
	6.5	PHY Link Status Register (LINK)	135
	6.6	MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)	136
	6.7	MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)	136
	6.8	MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)	137
	6.9	MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)	137
	6.10	MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)	138
	6.11	MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)	138
	6.12	MDIO User Access Register 0 (USERACCESS0)	139
	6.13	MDIO User PHY Select Register 0 (USERPHYSEL0)	140
	6.14	MDIO User Access Register 1 (USERACCESS1)	141
	6.15	MDIO User PHY Select Register 1 (USERPHYSEL1)	142
Appe	ndix A G	Blossary	143
Revis	ion Histo	ory	145
		-	

Contents



List of Figures

1	EMAC and MDIO Block Diagram	13
2	Ethernet Configuration with SGMII Interface	16
3	Ethernet Frame	18
4	Basic Descriptor Format	20
5	Typical Descriptor Linked List	21
6	Transmit Descriptor Format	23
7	Receive Descriptor Format	26
8	EMAC Control Module Block Diagram	29
9	MDIO Module Block Diagram	32
10	EMAC Module Block Diagram	36
11	CPGMAC to PHY Interface	60
12	MACID1 Register	64
13	MACID2 Register	64
14	Identification and Version Register (IDVER)	67
15	Software Reset Register (SOFT_RESET)	67
16	Emulation Control Register (EM_CONTROL)	68
17	Interrupt Control Register (INT_CONTROL)	68
18	Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN)	69
19	Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN)	69
20	Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN)	70
21	Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN)	70
22	Core 0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT)	71
23	Core 0/1/2 Receive Status Register (C0/1/2_RX_STAT)	71
24	Core 0/1/2 Transmit Status Register (C0/1/2_TX_STAT)	72
25	Core 0/1/2 Misc Status Register (C0/1/2_MISC_STAT)	72
26	Core 0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX)	73
27	Core 0/1/2 TransmitInterrupts per Millisecond Register (C0/1/2_TX_IMAX)	73
28	Identification and Version Register (IDVER)	75
29	Software Reset Register (SOFT_RESET)	
30	Control Register (CONTROL)	
31	Status Register (STATUS)	77
32	Advertised Ability Register (MR_ADV_ABILITY)	
33	Link Partner Advertised Ability Register MR_LP_ADV_ABILITYMr_Lp_Adv_Ability)	79
34	Transmit Configuration Register (TX_CFG)	80
35	Receive Configuration Register (RX_CFG)	
36	Auxiliary Configuration Register (AUX_CFG)	84
37	Transmit Identification and Version Register (TXIDVER)	90
38	Transmit Control Register (TXCONTROL)	90
39	Transmit Teardown Register (TXTEARDOWN)	91
40	Receive Identification and Version Register (RXIDVER)	91
41	Receive Control Register (RXCONTROL)	92
42	Receive Teardown Register (RXTEARDOWN)	92
43	Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)	93
44	Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)	
45	Transmit Interrupt Mask Set Register (TXINTMASKSET)	
46	Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)	
47	MAC Input Vector Register (MACINVECTOR)	97



48	MAC End Of Interrupt Vector Register (MACEOIVECTOR)	97
49	Receive Interrupt Status Register Raw (RXINTSTATRAW)	<mark>98</mark>
50	Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)	99
51	Receive Interrupt Mask Set Register (RXINTMASKSET)	100
52	Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)	101
53	MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)	102
54	MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)	102
55	MAC Interrupt Mask Set Register (MACINTMASKSET)	102
56	MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)	103
57	Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)	103
58	Receive Unicast Enable Set Register (RXUNICASTSET)	106
59	Receive Unicast Clear Register (RXUNICASTCLEAR)	107
60	Receive Maximum Length Register (RXMAXLEN)	107
61	Receive Buffer Offset Register (RXBUFFEROFFSET)	108
62	Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)	108
63	Receive Channel <i>n</i> Flow Control Threshold Register (RX <i>n</i> FLOWTHRESH)	109
64	Receive Channel <i>n</i> Free Buffer Count Register (RX <i>n</i> FREEBUFFER)	109
65	MAC Control Register (MACCONTROL)	110
66	MAC Status Register (MACSTATUS)	112
67	Emulation Control Register (EMCONTROL)	114
68	FIFO Control Register (FIFOCONTROL)	114
69	MAC Configuration Register (MACCONFIG)	115
70	Soft Reset Register (SOFTRESET)	115
71	MAC Source Address Low Bytes Register (MACSRCADDRLO)	116
72	MAC Source Address High Bytes Register (MACSRCADDRHI)	116
73	MAC Hash Address Register 1 (MACHASH1)	117
74	MAC Hash Address Register 2 (MACHASH2)	118
75	Back Off Random Number Generator Test Register (BOFFTEST)	118
76	Transmit Pacing Algorithm Test Register (TPACETEST)	119
77	Receive Pause Timer Register (RXPAUSE)	119
78	Transmit Pause Timer Register (TXPAUSE)	
79		120
80	MAC Address High Bytes Register (MACADDRHI)	121
81	MAC Index Register (MACINDEX)	121
82	Transmit Channel <i>n</i> DMA Head Descriptor Pointer Register (TX <i>n</i> HDP)	122
83	Receive Channel <i>n</i> DMA Head Descriptor Pointer Register (RX <i>n</i> HDP)	122
84	Transmit Channel <i>n</i> Completion Pointer Register (TX <i>n</i> CP)	122
85	Receive Channel <i>n</i> Completion Pointer Register (RX <i>n</i> CP)	123
86	Statistics Register	124
87	MDIO Version Register (VERSION)	133
88	MDIO Control Register (CONTROL)	134
89	PHY Acknowledge Status Register (ALIVE)	135
90	PHY Link Status Register (LINK)	135
91	MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)	136
92	MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)	136
93	MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)	137
94	MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)	137
95	MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)	138
96	MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)	138



www.ti.com		
97	MDIO User Access Register 0 (USERACCESS0)	139
98	MDIO User PHY Select Register 0 (USERPHYSEL0)	140
99	MDIO User Access Register 1 (USERACCESS1)	141
100	MDIO User PHY Select Register 1 (USERPHYSEL1)	142



List of Tables

1	EMAC and MDIO Signals with SGMII Interface	16
2	Ethernet Frame Description	18
3	Basic Descriptors	20
4	Receive Frame Treatment Summary	47
5	Middle of Frame Overrun Treatment	48
6	CPGMAC IN_VECTOR Values	58
7	Pulse Interrupts	59
8	EMAC Event Connections	59
9	Line Rate versus PLL Output Clock Frequency	61
10	Effect of Rate Control Bits	62
11	Frequency Range versus MPY Value	62
12	MACID1 Register Field Descriptions	64
13	MACID2 Register Field Descriptions	64
14	Emulation Control	65
15	EMAC Control Module Registers	66
16	Identification and Version Register (IDVER) Field Descriptions	67
17	Software Reset Register (SSOFT_RESET) Field Descriptions	67
18	Emulation Control Register (EM_CONTROL) Field Descriptions	68
19	Interrupt Control Register (INT_CONTROL) Field Descriptions	<mark>68</mark>
20	Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN) Field Descriptions	69
21	Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN) Field Descriptions	69
22	Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN) Field Descriptions	70
23	Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN) Field Descriptions	70
24	Core 0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT) Field Descriptions	71
25	Core 0/1/2 Receive Status Register (C0/1/2_RX_STAT) Field Descriptions	
26	Core 0/1/2 Transmit Status Register (C0/1/2_TX_STAT) Field Descriptions	
27	Core 0/1/2 Misc Status Register (C0/1/2_MISC_STAT) Field Descriptions	
28	Core 0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX) Field Descriptions	
29	Core 0/1/2 Transmit Interrupts per Millisecond Register (C0/1/2_TX_IMAX) Field Descriptions	
30	SGMII Registers	
31	Read/Write/Clear/Set Abbreviations	
32	Identification and Version Register (IDVER) Field Descriptions	
33	Software Reset Register (SOFT_RESET) Field Descriptions	
34	Control Register (CONTROL) Field Descriptions	76
35	Status Register (STATUS) Field Descriptions	77
36 27	Advertised Ability Register (MR_ADV_ABILITY) Field Descriptions	78
37	SGMII Mode Link Partner Advertised Ability Register (MR_LP_ADV_ABILITY) Field Descriptions	78
38 20	, , , , , , , , , , , , , , , , , , , ,	
39 40	Transmit Configuration Register (TX_CFG) Field Descriptions	
40 41	DE Bits SWING Bits	
42 43	Receive Configuration Register (RX_CFG) Field Descriptions EQ Bits	
43 44	Auxiliary Configuration Register (AUX_CFG) Field Descriptions	
44 45	Ethernet Media Access Controller (EMAC) Registers	
46	Transmit Identification and Version Register (TXIDVER) Field Descriptions	
47	Transmit Control Register (TXCONTROL) Field Descriptions	
••		00

TEXAS INSTRUMENTS

www.ti.com		
48	Transmit Teardown Register (TXTEARDOWN) Field Descriptions	91
49	Receive Identification and Version Register (RXIDVER) Field Descriptions	91
50	Receive Control Register (RXCONTROL) Field Descriptions	92
51	Receive Teardown Register (RXTEARDOWN) Field Descriptions	92
52	Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions	93
53	Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions	94
54	Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions	95
55	Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions	96
56	MAC Input Vector Register (MACINVECTOR) Field Descriptions	97
57	MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions	97
58	Receive Interrupt Status Register Raw (RXINTSTATRAW) Field Descriptions	98
59	Receive Interrupt Status Status (MASKED) Register (RXINTSTATMASKED) Field Descriptions	99
60	Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions	100
61	Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions	101
62	MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) Field Descriptions	102
63	MAC Interrupt Status (Masked) Register (MACINTSTATMASKED) Field Descriptions	102
64		102
65	MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) Field Descriptions	103
66	Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field	100
67	•	103
67	Receive Unicast Enable Set Register (RXUNICASTSET) Field Descriptions	
68 69	Receive Unicast Clear Register (RXUNICASTCLEAR) Field Descriptions	107
70		107
70		108
71		100
72		109
70	• · · · · · · ·	110
75	MAC Status Register (MACSTATUS) Field Descriptions	
76	Emulation Control Register (EMCONTROL) Field Descriptions	
77	FIFO Control Register (FIFOCONTROL) Field Descriptions	
78	MAC Configuration Register (MACCONFIG) Field Descriptions	
79		115
80		116
81	MAC Source Address High Bytes Register (MACSRCADDRHI) Field Descriptions	116
82	MAC Hash Address Register 1 (MACHASH1) Field Descriptions	117
83	MAC Hash Address Register 2 (MACHASH2) Field Descriptions	118
84	Back Off Test Register (BOFFTEST) Field Descriptions	118
85	Transmit Pacing Algorithm Test Register (TPACETEST) Field Descriptions	119
86	Receive Pause Timer Register (RXPAUSE) Field Descriptions	119
87	Transmit Pause Timer Register (TXPAUSE) Field Descriptions	120
88	MAC Address Low Bytes Register (MACADDRLO) Field Descriptions	120
89	MAC Address High Bytes Register (MACADDRHI) Field Descriptions	121
90	MAC Index Register (MACINDEX) Field Descriptions	121
91		122
92		122
93		122
94		123
95	Statistics Register Field Descriptions	124



96	Management Data Input/Output (MDIO) Registers	133
97	MDIO Version Register (VERSION) Field Descriptions	133
98	MDIO Control Register (CONTROL) Field Descriptions	134
99	PHY Acknowledge Status Register (ALIVE) Field Descriptions	135
100	PHY Link Status Register (LINK) Field Descriptions	135
101	MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions	136
102	MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions	136
103	MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions	137
104	MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions	137
105	MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions	138
106	MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field	
	Descriptions	138
107	MDIO User Access Register 0 (USERACCESS0) Field Descriptions	139
108	MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions	140
109	MDIO User Access Register 1 (USERACCESS1) Field Descriptions	141
110	MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions	142
111	Physical Layer Definitions	144



Preface SPRUEF0C–July 2006–Revised March 2012

Read This First

About This Manual

This document provides a functional description of the Ethernet Media Access Controller (EMAC) and Physical layer (PHY) device Management Data Input/Output (MDIO) module integrated with the TMS320TCI6487/88 devices.

Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- Registers in this document are shown in figures and described in tables.
 - Each register figure shows a rectangle divided into fields that represent the fields of the register.
 Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
 - Reserved bits in a register figure designate a bit that is used for future device expansion.

Related Documentation From Texas Instruments

The following documents describe the C6000[™] devices and related support tools. Copies of these documents are available on the Internet at <u>www.ti.com</u>. *Tip:* Enter the literature number in the search box provided at www.ti.com.

SPRU189 — TMS320C6000 DSP CPU and Instruction Set Reference Guide. Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C6000 digital signal processors (DSPs).

SPRU198 — TMS320C6000 Programmer's Guide. Describes ways to optimize C and assembly code for the TMS320C6000[™] DSPs and includes application program examples.

<u>SPRU301</u> — *TMS320C6000 Code Composer Studio Tutorial.* Introduces the Code Composer Studio™ integrated development environment and software tools.

SPRU321 — Code Composer Studio Application Programming Interface Reference Guide. Describes the Code Composer Studio[™] application programming interface (API), which allows you to program custom plug-ins for Code Composer.

<u>SPRU871</u> — *TMS320C64x+ Megamodule Reference Guide.* Describes the TMS320C64x+ digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.

C6000, TMS320C6000, Code Composer Studio are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



TMS320TCI6487/88 EMAC/MDIO

1 Introduction

This document provides a functional description of the Ethernet Media Access Controller (EMAC) and Physical layer (PHY) device Management Data Input/Output (MDIO) module integrated with TMS320TCI6487/88 devices. Included are the features of the EMAC and MDIO modules, a discussion of their architecture and operation, how these modules connect to the outside world, and the registers description for each module.

The EMAC controls the flow of packet data from the processor to the PHY. The MDIO module controls PHY configuration and status monitoring.

Both the EMAC and the MDIO modules interface to the DSP through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC control module, and is considered integral to the EMAC/MDIO peripheral.

1.1 Purpose of the Peripheral

The EMAC module is used on TMS320TCI6487/88 devices to move data between the device and another host connected to the same network, in compliance with the Ethernet protocol.

1.2 Features

- Synchronous 10/100/1000 Mbit operation.
- CBA3.1 compliant DMA controllers with VBUSP data transfers.
- G/MII Interface.
- Hardware Error Handling including CRC.
- Little and Big endian Support.
- Eight receive channels with VLAN tag discrimination for receive hardware QOS support.
- Eight transmit channels with round-robin or fixed priority for hardware QOS support.
- Full Duplex Gigabit operation (half duplex gigabit is not supported).
- CPPI 3.0 compliant.
- EtherStats and 802.3Stats RMON statistics gathering.
- Transmit CRC generation selectable on a per channel basis.
- Broadcast frames selectable for reception on a single channel.
- Multicast frames selectable for reception on a single channel.
- Promiscuous receive mode frames selectable for reception on a single channel (all frames, all good frames, short frames, error frames).
- TI Adaptive Performance Optimization for improved half duplex performance.
- Hardware flow control.
- Supports External SGMII gasket.
- No-chain mode truncates frame to 1st buffer for network analysis applications.
- Configurable receive address matching/filtering, receive FIFO depth, and transmit FIFO depth.
- Emulation Support.
- Loopback Mode.



1.3 Functional Block Diagram

Figure 1 shows the three main functional modules of the EMAC/MDIO peripheral:

- EMAC control module
- EMAC module
- MDIO module

The EMAC control module is the main interface between the device core processor and the EMAC module and MDIO module. The EMAC control module contains the necessary components to allow the EMAC to make efficient use of device memory, plus it controls device interrupts. The EMAC control module incorporates 8K byte internal RAM to hold EMAC buffer descriptors.

The Management Data Input/Output (MDIO) module implements the 802.3 serial management interface to interrogate and control up to 32 Ethernet PHY(s) connected to the device, using a shared two-wire bus. Application software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor.

The Ethernet Media Access Controller (EMAC) module provides an efficient interface between the TCI6487/88 core processor and the networked community. The EMAC supports 10Base-T (10 Mbits/sec), and 100BaseTX (100 Mbits/sec), in either half or full duplex mode, and 1000BaseT (1000 Mbits/sec) in full duplex mode, with hardware flow control and quality-of-service (QOS) support.




Figure 1. EMAC and MDIO Block Diagram

Figure 1shows the main interface between the EMAC control module and the CPU. The following connections are made to the device core:

- The peripheral bus connection from the EMAC control module allows the EMAC module to read and write both internal and external memory through the switch fabric interface.
- The EMAC control, EMAC and MDIO modules all have control registers. These registers are memory
 mapped into device memory space via the device configuration bus. The control module internal RAM
 is mapped to this same range along with these registers.
- The EMAC and MDIO interrupts are combined within the control module. The interrupts from the control module then go to the devices interrupt controller.

The EMAC and MDIO interrupts are combined within the control module, so only the control module interrupts need to be monitored by the application software or device driver. The interrupts are mapped to a specific CPU interrupt through the use of the enhanced interrupt selector within the C64x+ core. The combined EMAC/MDIO interrupts are mapped to the interrupt controller input as system events 5, 6, 7 and 8.

Introduction



1.4 Industry Standard(s) Compliance Statement

The EMAC peripheral conforms to the IEEE 802.3 standard, describing the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer specifications. The IEEE 802.3 standard has also been adopted by ISO/IEC and re-designated as ISO/IEC 8802-3:2000(E).

In difference from this standard, the EMAC peripheral integrated with the TCI6487/88 devices does not use the Transmit Coding Error signal MTXER. Instead of driving the error pin when an underflow condition occurs on a transmitted frame, the EMAC will intentionally generate an incorrect checksum by inverting the frame CRC, so that the transmitted frame will be detected as an error by the network.



2 EMAC Functional Architecture

This chapter discusses the architecture and basic function of the EMAC peripheral.

2.1 Clock Control

The frequencies for the transmit and receive clocks are fixed by the IEEE 802.3 specification as shown below:

- 2.5 Mhz at 10 Mbps
- 25 Mhz at 100 Mbps
- 125 MHz at 1000 Mbps

The TCI6487/88 device uses PLL controller to generate all the clocks needed by the DSP. The Main PLL controller has seven SYSCLK outputs. SYSCLK9 runs at a rate equal to 1/6th of the CPU clock frequency (chip_clk6).

The MDIO clock is based on a divide-down of the peripheral clock(SYSCLK9) and is specified to run up to 2.5Mhz, although typical operation would be 1.0Mhz. as the peripheral clock frequency is variable, the application software or driver controls the divide-down amount.

2.1.1 GMII Clocking

The transmit and receive clock sources for 10/100/1000 Mbps modes are provided from an external PHY via GMII_MTCLK and GMII_MRCLK pins.

2.1.2 SGMII Clocking

All clock sources are sourced from the Main PLL Controller, which is CPU clock/6 (chip_clk6). This clock source is shared by a majority of the modules on the TCI6487/88 device. The SGMII protocol takes a GMII data stream and converts it to a serial stream using the SerDes macro, sending the same amount of data with an embedded clock (using 8b/10b). An SGMII output clock is not provided so the connected device must support clock recovery. This device must be configured for clock recovery before the interface can be used so the CP-SGMII logic derives its operating clocks from the SerDes output which has a dedicated PLL to set the link rate. The SGMII protocol also allows for dynamic switching between 10/100/1000 Mbps modes. This negotiation data is embedded in the incoming data stream from the external PHY and can happen at any time. Since the CP-SGMII logic only supports the protocol with an embedded clock, 10/100Mbps rates are supported by duplicating the data across multiple data phases (modified by 8b/10b at the physical interface), allowing the CP-SGMII to keep the same data on the pins for the slower rates to the CP-GMAC module. The SGMII SerDes requires a dedicated clock input of 125, 156.25, or 312.5 MHz.

2.2 Memory Map

The EMAC includes an internal memory which holds information about the Ethernet packets received or transmitted. This internal RAM is 2K x 32 bits in size. Data can be written to and read from the EMAC internal memory by either the EMAC or the CPU. It is used to store buffer descriptors that are 4 words (16 bytes) deep. This 8K local memory can hold enough information to transfer up to 512 Ethernet packets without CPU intervention.

On the TCI6487/88 device, the packet buffer descriptors can also be placed in the internal processor memory (L2). There are some tradeoffs in terms of cache performance and throughput when descriptors are placed in L2, versus when they are placed in EMAC internal memory. Cache performance is improved when the buffer descriptors are placed in internal memory. However, the EMAC throughput is better when the descriptors are placed in the local EMAC RAM.

EMAC Functional Architecture

2.3 System Level Connection

The TCI6487/88 device support only SGMII interface to the physical layer device.

2.3.1 Serial Gigabit Media Independent Interface(SGMII) Connections

Figure 2 shows a device with intergrated EMAC and MDIO interfaced via a SGMII connection to the PHY device. This interface is available in 10 Mbps, 100 Mbps and 1000 Mbps modes.




Figure 2. Ethernet Configuration with SGMII Interface

The SGMII interface supports 10/100/1000 Mbps modes. Only full-duplex mode is available in 1000 Mbps mode. In 10/100 Mbps modes, the GMII interface acts like an MII interface, and only the lower 4 bits of data are transferred for each of the data buses.

Table 1 summarizes the individual EMAC and MDIO signals with SGMII interface.

Signal Name	I/O	Description
GMII_MTCLK	I	Transmit clock (MTCLK). The transmit clock is a continuous clock that provides the timing reference for transmit operations. The MTXD and MTXEN signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation, 25 MHz at 100 Mbps operation and 125 MHz at 1000 Mbps operation.
GMII_MRCLK	I	Receive clock (MRCLK). The receive clock is a continuous clock that provides the timing reference for receive operations. The MRXD, MRXDV, and MRXER signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation, 25 MHz at 100 Mbps operation and 125 MHz at 1000 Mbps operation.
GMII_MTXD (8)	0	Transmit data (MTXD). The transmit data pins are a collection of 8 data signals comprising 8 bits of data. MTDX0 is the least-significant bit (LSB). The signals are synchronized by MTCLK in 10/100 Mbps mode, and by GMTCLK in Gigabit mode, and valid only when MTXEN is asserted.
GMII_MTXEN	0	Transmit enable (MTXEN). The transmit enable signal indicates that the MTXD pins are generating nibble data for use by the PHY. It is driven synchronously to MTCLK in 10/100 Mbps mode, and to GMTCLK in Gigabit mode.
GMII_MRXD (8)	I	Receive data (MRXD). The receive data pins are a collection of 8 data signals comprising 8 bits of data. MRDX0 is the least-significant bit (LSB). The signals are synchronized by MRCLK and valid only when MRXDV is asserted.
GMII_MRXDV	I	Receive data valid (MRXDV). The receive data valid signal indicates that the MRXD pins are generating nibble data for use by the EMAC. It is driven synchronously to MRCLK.

Table 1. EMAC and MDIO Signals with SGMII Interface



Signal Name	I/O	Description
GMII_MRXER	I	Receive error (MRXER). The receive error signal is asserted for one or more MRCLK periods to indicate that an error was detected in the received frame. This is meaningful only during data reception when MRXDV is active.
GMII_MCOL	I	Collision detected (MCOL). The MCOL pin is asserted by the PHY when it detects a collision on the network. It remains asserted while the collision condition persists. This signal is not necessarily synchronous to MTCLK nor MRCLK. This pin is used in half-duplex operation only.
GMII_MCRS	I	Carrier sense (MCRS). The MCRS pin is asserted by the PHY when the network is not idle in either transmit or receive. The pin is de-asserted when both transmit and receive are idle. This signal is not necessarily synchronous to MTCLK nor MRCLK. This pin is used in half-duplex operation only.
FULLDUPLEX	I	External Fullduplex
GIG	I	External Gigabit mode
MDIO_OE_N	0	Serial data output enable. Asserted '0' when data output is valid.
MDCLK_O	0	Management data clock (MDCLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin. The frequency of this clock is controlled by the CLKDIV bits in the MDIO control register (CONTROL).
MDIO	I/O	Management data input output (MDIO). The MDIO pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO pin acts as an output for everything except the data bit cycles, when the pin acts as an input for read operations.
TX_ENC(10)	0	Transmit data encoded. The transmit data encoding is a collection of 10 data bits.
RX_ENC(10)	I	Receive data encoded. The receive data encoding is a collection of 10 data bits.
TX_CFG(32)	0	Transmit configuration register output, this is a 32-bit general purpose output used to control the SERDES transmit configuration.
AUX_CFG(32)	0	Auxiliary configuration register output, this is a 32-bit general purpose output used to control the SERDES PLL configuration.
RX_CLK	I	Receive clock. Clock recovered from the SERDES.
TX_CLK	I	Transmit clock. Clock recovered from the SERDES.
TXN	0	Negative polarity differential transmit output.
TXP	0	Positive polarity differential transmit output.
RXN	I	Negative polarity differential receive input.
RXP	I	Positive polarity differential receive input.

Table 1. EMAC and MDIO Signals with SGMII Interface (continued)



EMAC Functional Architecture

2.4 Ethernet Protocol Overview

Ethernet provides an unreliable, connectionless service to a networking application. A brief overview of the Ethernet protocol follows. For more information on the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method (Ethernets multiple access protocol), see the IEEE 802.3 standard document.

2.4.1 Ethernet Frame Format

All the Ethernet technologies use the same frame structure. The format of an Ethernet frame shown in Figure 3, and described in Table 2. The Ethernet packet is the collection of bytes representing the data portion of a single Ethernet frame on the wire (shown outlined in bold in Figure 3).

The Ethernet frames are of variable lengths, with no frame smaller than 64 bytes or larger than 1518 bytes (header, data, and CRC).

Figure 3. Ethernet Frame

Number of bytes

7	1	6	6	2	46-1500	4
Preamble	SFD	Destination	Source	Len	Data	FCS

Legend: SFD = Start Frame Delimiter; FCS = Frame Check Sequence (CRC)

Field	Bytes	Description
Preamble	7	These 7 bytes have a fixed value of 55h. They wake up the receiving EMAC ports and synchronize their clocks to that of the senders clock.
Start of Frame Delimiter	1	This field with a value of 5Dh immediately follows the preamble pattern and indicates the start of important data.
Destination address	6	This field contains the Ethernet MAC address of the intended EMAC port for the frame. It may be an individual or multicast (including broadcast) address. If the destination EMAC port receives an Ethernet frame with a destination address that does not match any of its MAC physical addresses, and no promiscuous, multicast or broadcast channel is enabled, it discards the frame.
Source address	6	This field contains the MAC address of the Ethernet port that transmits the frame to the Local Area Network.
Length/Type	2	The length field indicates the number of EMAC client data bytes contained in the subsequent data field of the frame. This field can also be used to identify the data type carried by the frame.
Data	46 to 1500	This field carries the datagram containing the upper layer protocol frame (the IP layer datagram). The maximum transfer unit (MTU) of Ethernet is 1500 bytes. Therefore, if the upper layer protocol datagram exceeds 1500 bytes, the host must fragment the datagram and send it in multiple Ethernet packets. The minimum size of the data field is 46 bytes. Thus, if the upper layer datagram is less then 46 bytes, the data field must be extended to 46 bytes by appending extra bits after the data field, but prior to calculating and appending the FCS.
Frame Check Sequence	4	A cyclic redundancy check (CRC) is used by the transmit and receive algorithms to generate a CRC value for the FCS field. The frame check sequence covers the 60 to 1514 bytes of the packet data. Note that the 4-byte FCS field may not be included as part of the packet data, depending on the EMAC configuration.

Table 2. Ethernet Frame Description



2.4.2 Multiple Access Protocol

Nodes in an Ethernet Local Area Network are interconnected by a broadcast channel; as a result, when an EMAC port transmits a frame, all the adapters on the local network receive the frame. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms are used when the EMAC operates in half-duplex mode. When operating in full-duplex mode, there is no contention for use of a shared medium, because there are exactly two ports on the local network.

Each port runs the CSMA/CD protocol without explicit coordination with the other ports on the Ethernet network. Within a specific port, the CSMA/CD protocol is as follows:

- 1. The port obtains data from upper layer protocols at its node, prepares an Ethernet frame, and puts the frame in a buffer.
- 2. If the port senses that the medium is idle, it starts to transmit the frame. If the port senses that the transmission medium is busy, it waits until it senses no signal energy (plus an Inter-Packet Gap time) and then starts to transmit the frame.
- 3. While transmitting, the port monitors for the presence of signal energy coming from other ports. If the port transmits the entire frame without detecting signal energy from other Ethernet devices, the port is done with the frame.
- 4. If the port detects signal energy from other ports while transmitting, it stops transmitting its frame and instead transmits a 48-bit jam signal.
- 5. After transmitting the jam signal, the port enters an exponential backoff phase. Specifically, when transmitting a given frame, after experiencing a number of collisions in a row for the frame, the port chooses a random value that is dependent on the number of collisions. The port then waits an amount of time which is multiple of this random value, and returns to step 2.

2.5 Programming Interface

2.5.1 Packet Buffer Descriptors

The buffer descriptor is a central part of the EMAC module. It determines how the application software describes Ethernet packets to be sent and empty buffers to be filled with incoming packet data. The basic descriptor format is shown in Figure 4 and described in Table 3.

Figure 4. Basic Descriptor Format

Word Offset	Bit Fields				
	16 15 0				
0	Next Descriptor Pointer				
1	Buffer Pointer				
2	Buffer Offset	Buffer Length			
3	Flags	Packet Length			

Table 3. Basic Descriptors

Word Offset	Field	Field Description
0	Next Descriptor Pointer	The next descriptor pointer creates a single linked list of descriptors. Each descriptor describes a packet or a packet fragment. When a descriptor points to a single buffer packet or the first fragment of a packet, the start of packet (SOP) flag is set in the flags field. When a descriptor points to a single buffer packet or the last fragment of a packet, the end of packet (EOP) flag is set. When a packet is fragmented, each fragment must have its own descriptor and appear sequentially in the descriptor linked list.
1	Buffer Pointer	The buffer pointer refers to the memory buffer that either contains packet data during transmit operations, or is an empty buffer ready to receive packet data during receive operations.
2	Buffer Offset	The buffer offset is the offset from the start of the packet buffer to the first byte of valid data. This field only has meaning when the buffer descriptor points to a buffer that contains data.
2	Buffer Length	The buffer length is the number of valid packet data bytes stored in the buffer. If the buffer is empty and waiting to receive data, this field represents the size of the empty buffer.
3	Flags	The flags field contains more information about the buffer, such as whether it is the first fragment in a packet (SOP), the last fragment in a packet (EOP), or contains an entire contiguous Ethernet packet (both SOP and EOP). Section 2.5.4 and Section 2.5.5 describe the flags.
3	Packet Length	The packet length only has meaning for buffers that both contain data and are the start of a new packet (SOP). For SOP descriptors, the packet length field contains the length of the entire Ethernet packet, even if it is contained in a single buffer or fragmented over several buffers.



For example, consider three packets to be transmitted, Packet A is a single fragment (60 bytes), Packet B is fragmented over three buffers (1514 bytes total), and Packet C is a single fragment (1514 bytes). Figure 5 shows the linked list of descriptors to describe these three packets.

 рN	ext	l		
pBu			Packet A	
0	60]	60 bytes	
SOP EOP	60			
рN				
pBu	ffer		Packet B	
0	512		Fragment 1 512 bytes	
SOP	1514		0.2.2,000	
pN				
pBu	ffer	├ →	Packet B	
0	502		Fragment 2 502 bytes	
			002 59100	
pN	ext			
pВu	ffer	► ►	Packet B	
0	500		Fragment 3 500 bytes	
EOP			JOU Dytes	
pNext (NULL)			
рВu	ffer	┝──→	Packet C	
0	1514		1514 bytes	
SOP EOP	1514			

Figure 5. Typical Descriptor Linked List

2.5.2 Transmit and Receive Descriptor Queues

The EMAC module processes descriptors in linked list chains (Section 2.5.1). The lists controlled by the EMAC are maintained by the application software through the use of the head descriptor pointer (HDP) registers. As the EMAC supports eight channels for both transmit and receive, there are eight head descriptor pointer registers for both. They are designated as:

- TX*n*HDP: Transmit Channel *n* DMA Head Descriptor Pointer Register
- RX*n*HDP: Receive Channel *n* DMA Head Descriptor Pointer Register

After an EMAC reset, and before enabling the EMAC for send or receive, all 16 head descriptor pointer registers must be initialized to zero.

The EMAC uses a simple system to determine if a descriptor is currently owned by the EMAC or by the application software. There is a flag in the descriptor Flags field called OWNER. When this flag is set, the referenced packet is considered to be owned by the EMAC. Note that ownership is done on a packet-based granularity, not on descriptor granularity. Thus, only SOP descriptors make use of the OWNER flag. As packets are processed, the EMAC will patch the SOP descriptor of the corresponding packet and clear the OWNER flag. This is an indication that the EMAC has finished processing all descriptors up to and including the first with the EOP flag set indicating the end of the packet. Note that this may only be one descriptor with both the SOP and EOP flags set.

To add a descriptor or a linked list of descriptors to an EMAC descriptor queue for the first time, the software application writes the pointer to the descriptor or first descriptor of a list to the corresponding HDP register. Note that the last descriptor in the list must have its *next* pointer cleared so that the EMAC can detect the end of the list. If only a single descriptor is added, its *next descriptor* pointer must be initialized to zero.



EMAC Functional Architecture

The HDP register must never be written to a second time while a previous list is active. To add additional descriptors to a descriptor list already owned by the EMAC, the NULL *next* pointer of the last descriptor of the previous list is patched with a pointer to the first descriptor in the new list. The list of new descriptors to be appended to the existing list must itself be NULL terminated before the pointer patch is performed.

If the EMAC reads the *next* pointer of a descriptor as NULL in the instant before an application appends additional descriptors to the list by patching the pointer, this may result in a race condition. Thus, the software application must always examine the Flags field of all EOP packets, looking for a special flag called end of queue (EOQ). The EOQ flag is set by the EMAC on the last descriptor of a packet when the descriptors *next* pointer is NULL, allowing the EMAC to indicate to the software application that it has reached the end of the list. When the software application sees the EOQ flag set, and there are more descriptors to process, the application may then submit the new list or missed list portion by writing the new list pointer to the same HDP register that started the process.

This process applies when adding packets to a transmit list, and empty buffers to a receive list.

2.5.3 Transmit and Receive EMAC Interrupts

The EMAC processes descriptors in linked list chains (Section 2.5.1), using the linked list queue mechanism (Section 2.5.2).

The EMAC synchronizes the descriptor list processing by using interrupts to the software application. The interrupts are controlled by the application by using the interrupt masks, global interrupt enable, and the completion pointer register (CP). This register is also called interrupt acknowledge register.

As the EMAC supports eight channels for both transmit and receive, there are eight CP registers for both. They are designated as:

- TXnCP: Transmit Channel n Completion Pointer (Interrupt Acknowledge) Register
- RX*n*CP: Receive Channel *n* Completion Pointer (Interrupt Acknowledge) Register These registers serve two purposes. When read, they return the pointer to the last descriptor that the EMAC has processed. When written by the software application, the value represents the last descriptor processed by the software application. If these two values do not match, the interrupt is active.

The system configuration determines whether an active interrupt can interrupt the CPU. In general, the global interrupt for EMAC and MDIO must be enabled in the EMAC control module, and it also must be mapped in the DSP interrupt controller and enabled as a CPU interrupt. If the system is configured properly, the interrupt for a specific receive or transmit channel executes under these conditions when the corresponding interrupt is enabled in the EMAC using the RXINTMASKSET or TXINTMASKSET registers.

The current state of the receive or transmit channel interrupt can be examined directly by the software application by reading the RXINTSTATRAW and TXINTSTATRAW registers, whether or not the interrupt is enabled.

Interrupts are acknowledged when the application software updates the value of TX*n*CP or RX*n*CP with a value that matches the internal value kept by the EMAC.

This mechanism ensures that the application software never misses an EMAC interrupt, as the interrupt and its acknowledgment are tied directly to the actual buffer descriptors processing.

(-)) (-) 0

2.5.4 Transmit Buffer Descriptor Format

A transmit (TX) buffer descriptor (Figure 6) is a contiguous block of four 32-bit data words aligned on a 32bit boundary that describes a packet or a packet fragment. Example 1 shows the transmit buffer descriptor described by a C structure.

Figure 6. Transmit Descriptor Format

(a) wor	au									
31										0
						Next	Descr	iptor Point	ter	
(b) Wor	d 1									
31										0
						E	Buffer	Pointer		
(c) Wor	d 2									
31							16	15		0
Buffer Offset Buffer Length										
(d) Wor	d 3									
31	30	29	28	27	26	25				16
SOP	EOP	OWNER	EOQ	TDOWN CMPLT	PASS CRC				Reserved	
15										0
						F	Packet	Length		

Example 1. Transmit Descriptor in C Structure Format

```
/*
// EMAC Descriptor
//
// The following is the format of a single buffer descriptor
// on the EMAC.
*/
typedef struct _EMAC_Desc {
 Uint8 *pBuffer; /* Pointer to data buffer */
 Uint32
              BufOffLen; /* Buffer Offset(MSW) and Length(LSW) */
              PktFlgLen; /* Packet Flags(MSW) and Length(LSW) */
 Uint32
} EMAC_Desc;
/* Packet Flags */
#define EMAC_DSC_FLAG_SOP
                                 0x8000000u
#define EMAC_DSC_FLAG_EOP
                                0x40000000u
#define EMAC DSC FLAG OWNER
                                0x20000000u
#define EMAC_DSC_FLAG_EOQ
                                0x1000000u
#define EMAC_DSC_FLAG_TDOWNCMPLT
                                0x08000000u
#define EMAC_DSC_FLAG_PASSCRC
                                0x0400000u
```

2.5.4.1 Next Descriptor Pointer

The next descriptor pointer indicates the 32-bit word aligned memory address of the next buffer descriptor in the transmit queue. The pointer creates a linked list of buffer descriptors. If the value of this pointer is zero, then the current buffer is the last buffer in the queue. The software application must set this value prior to adding the descriptor to the active transmit list. The pointer is not altered by the EMAC.



EMAC Functional Architecture

www.ti.com

The value of pNext should never be altered once the descriptor is in an active transmit queue, unless its current value is NULL. If the pNext pointer is initially NULL, and more packets need to be queued for transmit, the software application may alter this pointer to point to a newly appended descriptor. The EMAC will use the new pointer value and proceed to the next descriptor unless the pNext value has already been read. If the pNext value has already been read, the transmitter will halt on the specified transmit channel, and the software application may restart it then. The software can detect this issue by searching for an end of queue (EOQ) condition flag on the updated packet descriptor when it is returned by the EMAC.

2.5.4.2 Buffer Pointer

The buffer pointer is the byte-aligned memory address of the memory buffer associated with the buffer descriptor. The software application must set this value prior to adding the descriptor to the active transmit list. This pointer is not altered by the EMAC.

2.5.4.3 Buffer Offset

This 16-bit field indicates how many unused bytes are at the start of the buffer. For example, a value of 0000h indicates that no unused bytes are at the start of the buffer and that valid data begins on the first byte of the buffer. A value of 000Fh indicates that the first 15 bytes of the buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC.

Note that this value is only checked on the first descriptor of a given packet (where the SOP flag is set). It cannot specify the offset of subsequent packet fragments. Also, as the buffer pointer may point to any byte-aligned address, this field may be unnecessary, depending on the device driver architecture.

The range of legal values for this field is 0 to (Buffer Length 1).

2.5.4.4 Buffer Length

This 16-bit field indicates how many valid data bytes are in the buffer. On single fragment packets, this value is also the total length of the packet data to be transmitted. If the buffer offset field is used, the offset bytes are not counted as part of this length. This length counts only valid data bytes. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC.

2.5.4.5 Packet Length

This 16-bit field specifies the number of data bytes in the entire packet. Any leading buffer offset bytes are not included. The sum of the buffer length fields of each of the packets fragments (if more than one) must be equal to the packet length. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC. This value is only checked on the first descriptor of a given packet, where the SOP flag is set.

2.5.4.6 Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is the start of a new packet. For a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.

2.5.4.7 End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to the last packet buffer for a given packet. For a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.



2.5.4.8 Ownership (OWNER) Flag

When set, this flag indicates that all the descriptors for the given packet (from SOP to EOP) are currently owned by the EMAC. This flag is set by the software application on the SOP packet descriptor before adding the descriptor to the transmit descriptor queue. For a single fragment packet, the SOP, EOP, and OWNER flags are all set. The OWNER flag is cleared by the EMAC once it is finished with all the descriptors for the given packet. Note that this flag is valid on SOP descriptors only.

2.5.4.9 End of Queue (EOQ) Flag

When set, this flag indicates that the descriptor in question was the last descriptor in the transmit queue for a given transmit channel, and that the transmitter has halted. This flag is initially cleared by the software application prior to adding the descriptor to the transmit queue. This bit is set by the EMAC when the EMAC identifies that a descriptor is the last for a given packet (the EOP flag is set), and there are no more descriptors in the transmit list (next descriptor pointer is NULL).

The software application can use this bit to detect when the EMAC transmitter for the corresponding channel has halted. This is useful when the application appends additional packet descriptors to a transmit queue list that is already owned by the EMAC. Note that this flag is valid on EOP descriptors only.

2.5.4.10 Teardown Complete (TDOWNCMPLT) Flag

This flag is used when a transmit queue is being torn down, or aborted, instead of allowing transmission, such as during device driver reset or shutdown conditions. The EMAC sets this bit in the SOP descriptor of each packet as it is aborted from transmission.

Note that this flag is valid on SOP descriptors only. Also note that only the first packet in an unsent list has the TDOWNCMPLT flag set. The EMAC does not process subsequent descriptors.

2.5.4.11 Pass CRC (PASSCRC) Flag

The software application sets this flag in the SOP packet descriptor before it adds the descriptor to the transmit queue. Setting this bit indicates to the EMAC that the 4-byte Ethernet CRC is already present in the packet data, and that the EMAC should not generate its own version of the CRC.

When the CRC flag is cleared, the EMAC generates and appends the 4-byte CRC. The buffer length and packet length fields do not include the CRC bytes. When the CRC flag is set, the 4-byte CRC is supplied by the software application and is appended to the end of the packet data. The buffer length and packet length fields include the CRC bytes, as they are part of the valid packet data. Note that this flag is valid on SOP descriptors only.

2.5.5 Receive Buffer Descriptor Format

A receive (RX) buffer descriptor (Figure 7) is a contiguous block of four 32-bit data words aligned on a 32bit boundary that describes a packet or a packet fragment. Example 2 shows the receive descriptor described by a C structure.



EMAC Functional Architecture

Figure 7. Receive Descriptor Format

(a) Word 0							
31							0
			Next Desc	riptor Pointer			
(b) Word 1							
31							0
			Buffer	r Pointer			
(c) Word 2							
31			16	15			0
	Buffer	Offset			Buffer L	ength	
(d) Word 3							
31	30	29	28	27	26	25	24
SOP	EOP	OWNER	EOQ	TDOWNCMPLT	PASSCRC	JABBER	OVERSIZE
23	22	21	20	19	18	17	16
FRAGMENT	UNDERSIZED	CONTROL	OVERRUN	CODEERROR	ALIGNERROR	CRCERROR	NOMATCH
15							0
			Packe	et Length			

Example 2. Receive Descriptor in C Structure Format

```
/*
// EMAC Descriptor
11
// The following is the format of a single buffer descriptor
\ensuremath{{/}} on the EMAC.
*/
typedef struct _EMAC_Desc {
 struct _EMAC_Desc *pNext;
                            /* Pointer to next descriptor in chain */
 Uint8 *pBuffer; /* Pointer to data buffer */
 Uint32
                 BufOffLen; /* Buffer Offset(MSW) and Length(LSW) */
 Uint32
                 PktFlgLen; /* Packet Flags(MSW) and Length(LSW) */
} EMAC_Desc;
/* Packet Flags */
#define EMAC_DSC_FLAG_SOP
                                      0x8000000u
#define EMAC_DSC_FLAG_EOP
                                      0x40000000u
#define EMAC_DSC_FLAG_OWNER
                                      0 \times 2000000011
#define EMAC DSC FLAG EOO
                                      0x10000000u
#define EMAC_DSC_FLAG_TDOWNCMPLT
                                    0x08000000u
#define EMAC_DSC_FLAG_PASSCRC
                                    0x0400000u
#define EMAC_DSC_FLAG_JABBER
                                      0x02000000u
#define EMAC_DSC_FLAG_OVERSIZE
                                      0x01000000u
#define EMAC_DSC_FLAG_FRAGMENT
                                      0x00800000u
#define EMAC_DSC_FLAG_UNDERSIZED
                                      0x00400000u
#define EMAC_DSC_FLAG_CONTROL
                                      0x00200000u
#define EMAC_DSC_FLAG_OVERRUN
                                      0x00100000u
#define EMAC_DSC_FLAG_CODEERROR
                                      0x00080000u
#define EMAC_DSC_FLAG_ALIGNERROR
                                      0x00040000u
#define EMAC_DSC_FLAG_CRCERROR
                                      0x00020000u
#define EMAC_DSC_FLAG_NOMATCH
                                      0x00010000u
```



2.5.5.1 Next Descriptor Pointer

The next descriptor pointer indicates the 32-bit word aligned memory address of the next buffer descriptor in the receive queue. The pointer creates a linked list of buffer descriptors. If the value of the pointer is zero, then the current buffer is the last buffer in the queue. The software application must set this value prior to adding the descriptor to the active receive list. This pointer is not altered by the EMAC.

The value of pNext should never be altered once the descriptor is in an active receive queue, unless its current value is NULL. If the pNext pointer is initially NULL, and more empty buffers can be added to the pool, the software application may alter this pointer to indicate a newly appended descriptor. The EMAC will use the new pointer value and proceed to the next descriptor unless the pNext value has already been read. If the pNext value has already been read, the receiver will halt the receive channel in question, and the software application may restart it at that time. The software can detect this case by searching for an end of queue (EOQ) condition flag on the updated packet descriptor when it is returned by the EMAC.

2.5.5.2 Buffer Pointer

The buffer pointer is the byte-aligned memory address of the memory buffer associated with the buffer descriptor. The software application must set this value prior to adding the descriptor to the active receive list. This pointer is not altered by the EMAC.

2.5.5.3 Buffer Offset

This 16-bit field must be initialized to zero by the software application before adding the descriptor to a receive queue.

This field will be updated depending on the RXBUFFEROFFSET register setting. When the offset register is set to a non-zero value, the received packet is written to the packet buffer at an offset given by the value of the register, and this value is also written to the buffer offset field of the descriptor.

When a packet is fragmented over multiple buffers because it does not fit in the first buffer supplied, the buffer offset only applies to the first buffer in the list, which is where the start of packet (SOP) flag is set in the corresponding buffer descriptor. In other words, the buffer offset field is only updated by the EMAC on SOP descriptors.

The range of legal values for the BUFFEROFFSET register is 0 to (Buffer Length 1) for the smallest value of buffer length for all descriptors in the list.

2.5.5.4 Buffer Length

This 16-bit field has two functions:

- Before the descriptor is first placed on the receive queue by the application software, the software initializes the buffer length field with the physical size of the empty data buffer specified by the buffer pointer field.
- After the empty buffer has been processed by the EMAC and filled with received data bytes, the EMAC updates the buffer length field to reflect the actual number of valid data bytes written to the buffer.

2.5.5.5 Packet Length

This 16-bit field specifies the number of data bytes in the entire packet. The software application initializes this value to zero for empty packet buffers. The EMAC fills in the value on the first buffer used for a given packet, as signified by the EMAC setting a start of packet (SOP) flag. The EMAC sets the packet length on all SOP buffer descriptors.

2.5.5.6 Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to the starting packet buffer of a new packet. For a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. The software application initially clears this flag before adding the descriptor to the receive queue. The EMAC sets this bit on SOP descriptors.



2.5.5.7 End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to the last packet buffer for a given packet. For a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. The software application initially clears this flag before adding the descriptor to the receive queue. The EMAC sets this bit on EOP descriptors.

2.5.5.8 Ownership (OWNER) Flag

When set, this flag indicates that the descriptor is currently owned by the EMAC. The software application sets this flag before adding the descriptor to the receive descriptor queue. The EMAC clears this flag once it is finished with a given set of descriptors associated with a received packet. The EMAC updates the flag on SOP descriptor only. If the application identifies that the OWNER flag is cleared on an SOP descriptor, it may assume that the EMAC has released all descriptors up to and including the first with the EOP flag set. Note that for single buffer packets, the same descriptor will have both the SOP and EOP flags set.

2.5.5.9 End of Queue (EOQ) Flag

When set, this flag indicates that the specified descriptor was the last descriptor in the receive queue for a given receive channel, and that the corresponding receiver channel has halted. The software application initially clears this flag prior to adding the descriptor to the receive queue. The EMAC sets this bit when the EMAC identifies that a descriptor is the last for a given packet received (it also sets the EOP flag), and there are no more descriptors in the receive list (the next descriptor pointer is NULL).

The software application uses this bit to detect when the EMAC receiver for the corresponding channel has halted. This is useful when the application appends additional free buffer descriptors to an active receive queue. Note that this flag is valid on EOP descriptors only.

2.5.5.10 Teardown Complete (TDOWNCMPLT) Flag

This flag is used when a receive queue is being torn down, or aborted, instead of being filled with received data, such as during device driver reset or shutdown conditions. The EMAC sets this bit in the descriptor of the first free buffer when the teardown occurs. No additional queue processing is performed.

2.5.5.11 Pass CRC (PASSCRC) Flag

The EMAC sets this flag in the SOP buffer descriptor, if the received packet includes the 4-byte CRC. The software application must clear this flag before submitting the descriptor to the receive queue.

2.5.5.12 Jabber Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet is a jabber frame and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.13 Oversize Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet is an oversized frame and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.14 Fragment Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet is only a packet fragment and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.15 Undersized Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet is undersized and was not discarded because the RXCSFEN bit was set in the RXMBPENABLE register.



2.5.5.16 Control Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet is an EMAC control frame and was not discarded because the RXCMFEN bit was set in the RXMBPENABLE register.

2.5.5.17 Overrun Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet was aborted due to a receive overrun.

2.5.5.18 Code Error (CODEERROR) Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet contained a code error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.19 Alignment Error (ALIGNERROR) Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet contained an alignment error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.20 CRC Error (CRCERROR) Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet contained a CRC error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE register.

2.5.5.21 No Match (NOMATCH) Flag

The EMAC sets this flag in the SOP buffer descriptor if the received packet did not pass any of the EM ACs address match criteria and was not discarded because the RXCAFEN bit was set in the RXMBPENABLE register. Although the packet is a valid Ethernet data packet, it is only received because the EMAC is in promiscuous mode.

2.6 EMAC Control Module

The EMAC control module (Figure 8) interfaces the EMAC and MDIO modules to the rest of the system, and provides a local memory space to hold EMAC packet buffer descriptors. Local memory is used to avoid contention to device memory spaces. Other functions include the bus arbiter, and interrupt logic control.




Figure 8. EMAC Control Module Block Diagram



2.6.1 Internal Memory

The control module includes 8K bytes of internal memory. The internal memory block allows the EMAC to operate more independently of the CPU. It also prevents memory underflow conditions when the EMAC issues read or write requests to descriptor memory. (The EMAC's internal FIFOs protect memory accesses to read or write actual Ethernet packet data.)

A descriptor is a 16-byte memory structure that holds information about a single Ethernet packet buffer, which may contain a full or partial Ethernet packet. Thus, with the 8K memory block provided for descriptor storage, the EMAC module can send and receive up to a combined 512 packets before it must be serviced by application or driver software.

2.6.2 Bus Arbiter

The control modules bus arbiter operates transparently to the rest of the system. It arbitrates between the device core and EMAC buses for access to internal descriptor memory, and arbitrates between internal EMAC buses for access to system memory.

2.6.3 Interrupt Control

The EMAC control module combines the multiple interrupt conditions generated by the EMAC and MDIO modules into 4 interrupt signals like Control, Transmit, Receive and Receive Threshold interrupts that are mapped to the CPU interrupts via the CPU interrupt controller.

There are four interrupt enable registers and interrupt pacing register. Each bit in these registers corresponds to the RX/TX/RX_THRESH/MISC interrupts that is enabled to generate an interrupt on $C(0/1/2)_{(TX/RX_THRESH/MISC)_PULSE}$.

2.6.3.1 Transmit Interrupt Description

The transmit interrupts are each a paced pulse interrupt selected from the CPGMAC TXINTSTATRAW interrupts. The transmit pending interrupt(s) is selected by setting one or more bits in the C_TX_EN register. The masked interrupt status can be read in the C_TX_STAT address location. Upon reception of an interrupt, software should perform the following:

- Read the C_TX_STAT address location to determine which channel(s) caused the interrupt.
- Process received packets for the interrupting channel(s).
- Write the CPGMAC completion pointer(s).
- Write the appropriate value (0x2, 0x6 or 0xa) to the MACEOIVECTOR register in the CPGMAC slave address space.

2.6.3.2 Receive Interrupt Description

The receive interrupts are each a paced pulse interrupt selected from the CPGMAC RXINTSTATRAW interrupts. The receive pending interrupt(s) is selected by setting one or more bits in the C_RX_EN register. The masked interrupt status can be read in the C_RX_STAT address location. Upon reception of an interrupt, software should perform the following:

- Read the C_RX_STAT address location to determine which channel(s) caused the interrupt.
- Process received packets for the interrupting channel(s).
- Write the CPGMAC completion pointer(s).
- Write the appropriate value (0x1, 0x5 or 0x9) to the MACEOIVECTOR register in the CPGMAC slave address space.

2.6.3.3 Receive Threshold Interrupt Description

The Receive threshold interrupts are an immediate (non-paced) pulse interrupt selected from the CPGMAC RXINTSTATRAW interrupts. The receive threshold pending interrupt(s) is selected by setting one or more bits in the C_RX_THRESH_EN register. The masked interrupt status can be read in the C_RX_THRESH_STAT address location. Upon reception of an interrupt, software should perform the following:



- Read the C_RX_THRESH_STAT address location to determine which channel(s) caused the interrupt.
- Process received packets in order to add more buffers to any channel that is below the threshold value.
- Write the CPGMAC completion pointer(s).
- Write the appropriate value (0x0, 0x4 or 0x8) to the MACEOIVECTOR register in the CPGMAC slave address space.

2.6.3.4 Miscellaneous Interrupt Description

The Miscellaneous interrupts are an immediate (non-paced) pulse interrupt selected from the miscellaneous interrupts (STAT_PEND, HOST_PEND, MDIO_LINKINT[0], MDIO_USERINT[0]). The miscellaneous interrupt(s) is selected by setting one or more bits in the C_MISC_EN register. The masked interrupt status can be read in the C_MISC_STAT address location. Upon reception of an interrupt, software should perform the following:

- Read the C_MISC_STAT address location to determine which channel(s) caused the interrupt.
- Process received packets for the interrupting channel(s).
- Write the CPGMAC completion pointer(s).
- Write the appropriate value (0x3, 0x7 or 0xb) to the MACEOIVECTOR register in the CPGMAC slave address space.

2.6.3.5 Interrupt Pacing

The receive and transmit pulse interrupts can be paced. The interrupt pacing feature limits the number of interrupts that occur during the given period of time. The interrupt pacing module counts the number of interrupts that occur over 1 ms interval of time. At the end of each 1ms interval, the current number of interrupts is compared with target number of interrupts. Based on the results of the comparison, the length of time during which interrupts are blocked is dynamically adjusted. The 1ms interval is derived from a 4us pulse that is created from a prescale counter whose value is set in the Int_Prescale value in the Int_Control register. The Int_Prescale value should be written with the number of CPUCLK/6 periods in 4us. The pacing timer determines the interval during which interrupts are blocked and decrements every 4us. It is reloaded each time a zero count is reached.

2.7 Management Data Input/Output (MDIO) Module

The Management Data Input/Output (MDIO) module manages up to 32 physical layer (PHY) devices connected to the Ethernet Media Access Controller (EMAC). The MDIO module allows almost transparent operation of the MDIO interface with little maintenance from the CPU.

The MDIO module enumerates all PHY devices in the system by continuously polling 32 MDIO addresses. Once it detects a PHY device, the MDIO module reads the PHY status register to monitor the PHY link state. The MDIO module stores link change events that can interrupt the CPU. The event storage allows the CPU to poll the link status of the PHY device without continuously performing MDIO module accesses. However, when the system must access the MDIO module for configuration and negotiation, the MDIO module performs the MDIO read or write operation independent of the CPU. This independent operation allows the DSP to poll for completion or interrupt the CPU once the operation has completed.

2.7.1 MDIO Module Components

The MDIO module (Figure 9) interfaces to PHY components through two MDIO pins (MDCLK and MDIO), and to the DSP core through the EMAC control module and the configuration bus. The MDIO module consists of the following logical components:

- MDIO clock generator
- Global PHY detection and link state monitoring
- Active PHY monitoring
- PHY register user access




Figure 9. MDIO Module Block Diagram

2.7.1.1 MDIO Clock Generator

The MDIO clock generator controls the MDIO clock based on a divide-down of the peripheral clock (CPUCLK/6) in the EMAC control module. The MDIO clock is specified to run up to 2.5 MHz, although typical operation would be 1.0 MHz. As the peripheral clock frequency is variable (CPUCLK/6), the application software or driver controls the divide-down amount.

2.7.1.2 Global PHY Detection and Link State Monitoring

The MDIO module enumerates all PHY devices in the system by continuously polling all 32 MDIO addresses. The module tracks whether a PHY on a particular address has responded, and whether the PHY currently has a link. This information allows the software application to quickly determine which MDIO address the PHY is using, and if the system is using more than one PHY. The software application can then quickly switch between PHYs based on their current link status.

2.7.1.3 Active PHY Monitoring

Once a PHY candidate has been selected for use, the MDIO module transparently monitors its link state by reading the PHY status register. The MDIO device stores link change events that may optionally interrupt the CPU. Thus, the system can poll the link status of the PHY device without continuously performing MDIO accesses. Up to two PHY devices can be actively monitored at any given time.

2.7.1.4 PHY Register User Access

When the DSP must access the MDIO for configuration and negotiation, the PHY access module performs the actual MDIO read or write operation independent of the CPU. Thus, the CPU can poll for completion or receive an interrupt when the read or write operation has been performed. There are two user access registers (USERACCESS0 and USERACCESS1), allowing the software to submit up to two access requests simultaneously. The requests are processed sequentially.

2.7.2 MDIO Module Operational Overview

The MDIO module implements the 802.3 serial management interface to simultaneously interrogate and control up to two Ethernet PHYs, using a shared two-wired bus. It separately performs auto-detection and records the current link status of up to 32 PHYs, polling all 32 MDIO addresses.



Application software uses the MDIO module to configure the auto-negotiation parameters of the primary PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC. Up to two Ethernet PHYs can be directly controlled and queried. The Media Independent Interface addresses of these two PHY devices are specified in the PHYADRMON fields of the USERPHYSEL*n* register. The module can be programmed to trigger a CPU interrupt on a PHY link change event by setting the LINKINTENB bit in USERPHYSEL*n*. Reads and writes to registers in these PHY devices are performed using the USERACCESS*n* register.

The MDIO module powers up in an idle state until it is enabled by setting the ENABLE bit in the CONTROL register. This also configures the MDIO clock divider and preamble mode selection. The MDIO preamble is enabled by default, but it can be disabled if none of the connected PHYs require it.

Once the MDIO module is enabled, the MDIO interface state machine continuously polls the PHY link status (by reading the generic Status register) of all possible 32 PHY addresses and records the results in the ALIVE and LINK registers. The corresponding bit for each PHY (0-31) is set in the ALIVE register if the PHY responded to the read request. The corresponding bit is set in the LINK register if the PHY responded and also is currently linked. In addition, any PHY register read transactions initiated by the application software using the USERACCESS*n* register cause the ALIVE register to be updated.

The USERPHYSEL*n* register is used to track the link status of any two of the 32 possible PHY addresses. Changes in the link status of the two monitored PHYs sets the appropriate bit in the LINKINTRAW and LINKINTMASKED registers, if they are enabled by the LINKINTENB bit in USERPHYSEL*n*.

While the MDIO module is enabled, the host can issue a read or write transaction over the management interface using the DATA, PHYADR, REGADR, and WRITE bits in the USERACCESS*n* register. When the application sets the GO bit in USERACCESS*n*, the MDIO module begins the transaction without any further intervention from the CPU. Upon completion, the MDIO module clears the GO bit and sets the USERINTRAW[0-1] bit in the USERINTRAW register corresponding to the USERACCESS*n* used. The corresponding USERINTMASKED bit in the USERINTMASKED register may also be set, depending on the mask setting configured in the USERINTMASKSET and USERINTMASKCLEAR registers.

A round-robin arbitration scheme schedules transactions that may be queued using both USERACCESS0 and USERACCESS1. The application software must verify the status of the GO bit in USERACCESS*n* before initiating a new transaction to ensure that the previous transaction has completed. The application software can use the ACK bit in USERACCESS*n* to determine the status of a read transaction.

2.7.2.1 Initializing the MDIO Module

To have the application software or device driver initialize the MDIO device, perform the following:

- 1. Configure the PREAMBLE and CLKDIV bits in the CONTROL register.
- 2. Enable the MDIO module by setting the ENABLE bit in the CONTROL register.
- 3. The ALIVE register can be read after a delay to determine which PHYs responded, and the LINK register can determine which of those (if any) already have a link.
- 4. Set up the appropriate PHY addresses in the USERPHYSEL*n* register, and set the LINKINTENB bit to enable a link change event interrupt if desirable.
- 5. If an interrupt on a general MDIO register access is desired, set the corresponding bit in the USERINTMASKSET register to use the USERACCESS*n* register. If only one PHY is to be used, the application software can set up one of the USERACCESS*n* registers to trigger a completion interrupt. The other register is not set up.

2.7.2.2 Writing Data to a PHY Register

The MDIO module includes a user access register (USERACCESS*n*) to directly access a specified PHY device. To write a PHY register, perform the following:

- 1. Ensure that the GO bit in the USERACCESSn register is cleared.
- 2. Write to the GO, WRITE, REGADR, PHYADR, and DATA bits in USERACCESS*n* corresponding to the desired PHY and PHY register.
- 3. The write operation to the PHY is scheduled and completed by the MDIO module. Completion of the write operation can be determined by polling the GO bit in USERACCESS*n* for a 0.
- 4. Completion of the operation sets the corresponding bit in the USERINTRAW register for the USERACCESS*n* used. If interrupts have been enabled on this bit using the USERINTMASKSET register, then the bit is also set in the USERINTMASKED register and an interrupt is triggered on the DSP.

2.7.2.3 Reading Data From a PHY Register

The MDIO module includes a user access register (USERACCESS*n*) to directly access a specified PHY device. To read a PHY register, perform the following:

- 1. Ensure that the GO bit in the USERACCESSn register is cleared.
- 2. Write to the GO, REGADR, and PHYADR bits in USERACCESS*n* corresponding to the desired PHY and PHY register.
- 3. The read data value is available in the DATA bits of USERACCESS*n* after the module completes the read operation on the serial bus. Completion of the read operation can be determined by polling the GO and ACK bits in USERACCESS*n*. Once the GO bit has cleared, the ACK bit is set on a successful read.
- 4. Completion of the operation sets the corresponding bit in the USERINTRAW register for the USERACCESS*n* used. If interrupts have been enabled on this bit using the USERINTMASKSET register, then the bit is also set in the USERINTMASKED register and an interrupt is triggered on the DSP.

2.7.2.4 Example of MDIO Register Access Code

The MDIO module uses the USERACCESS*n* register to access the PHY control registers. Software functions that implement the access process include the following four macros:

BHYREE read(regadr, phyadr,)data)

Start the process of reacting a PHY, register Walf for year to complete and seton address react idle)

It is not necessary to wait after a write operation, as long as the status is checked before every operation to make sure the MDIO hardware is idle. An alternative approach is to call PHYREG_wait() after every write, and PHYREG_waitResults() after every read, then the hardware can be assumed to be idle when starting a new operation.

The implementation of these macros using the Chip Support Library (CSL) is shown in Example 3 (USERACCESS0 is assumed).

Note that this implementation does not check the ACK bit on PHY register reads; in other words, it does not follow the procedure outlined in Section 2.7.2.3. As the ALIVE register initially selects a PHY, it is assumed that the PHY is acknowledging read operations. It is possible that a PHY could become inactive at a future point in time. For example, a PHY can have its MDIO addresses changed while the system is running, although it is not a common occurrence. This condition can be tested by periodically checking the PHY state in the ALIVE register.



Example 3. MDIO Register Access Macros

<pre>#define PHYREG_read(regadr, phyadr) MDIO_REGS->USERACCESS0 = CSL_FMK(MDIO_USERACCESS0_GO,lu) CSL_FMK(MDIO_USERACCESS0_REGADR,regadr) CSL_FMK(MDIO_USERACCESS0_PHYADR,phyadr)</pre>	
<pre>#define PHYREG_write(regadr, phyadr, data)</pre>	\backslash
MDIO_REGS->USERACCESS0 =	\setminus
CSL_FMK(MDIO_USERACCESS0_GO,1u)	
CSL_FMK(MDIO_USERACCESS0_WRITE,1)	λ
CSL_FMK(MDIO_USERACCESS0_REGADR,regadr)	λ
CSL_FMK(MDIO_USERACCESS0_PHYADR,phyadr)	λ.
CSL_FMK(MDIO_USERACCESS0_DATA, data)	
#define PHYREG wait()	
while(CSL_FEXT(MDIO_REGS->USERACCESS0,MDIO_USE	RACCESS0_GO))
<pre>#define PHYREG_waitResults(results) { while(CSL_FEXT(MDIO_REGS->USERACCESS0,MDIO_USE results = CSL_FEXT(MDIO_REGS->USERACCESS0, MDIO</pre>	



EMAC Functional Architecture

2.8 EMAC Module

Section 2.8 discusses the architecture and basic functions of the EMAC module.

2.8.1 EMAC Module Components

The EMAC module (Figure 10) interfaces to PHY components through the Media Independent Interface (SGMII), and interfaces to the system core through the EMAC control module. The EMAC module consists of the following logical components:

The EMAC module consists of the following logical components:

- The receive path includes: receive DMA engine, receive FIFO, MAC receiver, and receive address submodule
- The transmit path includes: transmit DMA engine, transmit FIFO, and MAC transmitter
- Statistics logic
- State RAM
- Interrupt controller
- Control registers and logic
- · Clock and reset logic




Figure 10. EMAC Module Block Diagram

2.8.1.1 Receive DMA Engine

The receive DMA engine performs the data transfer between the receive FIFO and the device internal or external memory. It interfaces to the processor through the bus arbiter in the EMAC control module. This DMA engine is totally independent of the TCI6487/88 DSP EDMA.

2.8.1.2 Receive FIFO

The receive FIFO consists of sixty-eight cells of 64 bytes each and associated control logic. The FIFO buffers receive data in preparation for writing into packet buffers in device memory, and also enable receive FIFO flow control.



2.8.1.3 MAC Receiver

The MAC receiver detects and processes incoming network frames, de-frames them, and places them into the receive FIFO. The MAC receiver also detects errors and passes statistics to the statistics RAM.

2.8.1.4 Receive Address

This submodule performs address matching and address filtering based on the incoming packets destination address. It contains a 32 by 53 bit two-port RAM in which up to 32 addresses can be stored to be either matched or filtered by the EMAC.

The RAM may contain multicast packet addresses, but the associated channel must have the unicast enable bit set, even though it is a multicast address. The unicast enable bits are used with multicast addresses in the receive address RAM (not the multicast hash enable bits). Therefore, hash matches can be disabled, but specific multicast addresses can be matched (or filtered) in the RAM. If a multicast packet hash matches, the packet may still be filtered in the RAM. Each packet can be sent to only a single channel.

2.8.1.5 Transmit DMA Engine

The transmit DMA engine performs the data transfer between the device internal or external memory and the transmit FIFO. It interfaces to the processor through the bus arbiter in the EMAC control module. This DMA engine is totally independent of the TCI6487/88 DSP EDMA.

2.8.1.6 Transmit FIFO

The transmit FIFO consists of twenty-four cells of 64 bytes each and associated control logic. This enables the largest allowed packet (1518 bytes) to be sent without the possibility of underrun. The FIFO buffers data in preparation for transmission.

2.8.1.7 MAC Transmitter

The MAC transmitter formats frame data from the transmit FIFO and transmits the data using the CSMA/CD access protocol. The frame CRC can be automatically appended, if required. The MAC transmitter also detects transmission errors and passes statistics to the statistics registers.

2.8.1.8 Statistics Logic

The statistics logic RAM counts and stores the Ethernet statistics, keeping track of 36 different Ethernet packet statistics.

2.8.1.9 State RAM

The state RAM contains the head descriptor pointers and completion pointers registers for both transmit and receive channels.

2.8.1.10 EMAC Interrupt Controller

The interrupt controller contains the interrupt related registers and logic. The 26 raw EMAC interrupts are input to this submodule and masked module interrupts are output.

2.8.1.11 Control Registers and Logic

The EMAC is controlled by a set of memory-mapped registers. The control logic also signals transmit, receive, and status related interrupts to the CPU through the EMAC control module.

2.8.1.12 Clock and Reset Logic

The clock and reset submodule generates all the clocks and resets for the EMAC peripheral.



2.8.2 EMAC Module Operational Overview

After reset, initialization, and configuration of the EMAC, the application software running on the host may initiate transmit operations. Transmit operations are initiated by host writes to the appropriate transmit channel head descriptor pointer contained in the state RAM block. The transmit DMA controller then fetches the first packet in the packet chain from memory. The DMA controller writes the packet into the transmit FIFO in bursts of 64-byte cells. The MAC transmitter initiates the packet transmission when either the threshold number of cells (configurable via TXCELLTHRESH in the FIFOCONTROL register) have been written to the transmit FIFO, or a complete packet has been written, whichever is smaller. The SYNC block transmits the packet over one of the MII interfaces in accordance with the 802.3 protocol. The statistics block counts transmit statistics.

Receive operations are initiated by host writes to the appropriate receive channel head descriptor pointer after host initialization and configuration. The SYNC submodule receives packets and strips off the Ethernet related protocol. The packet data is input to the MAC receiver, which checks for address match (in conjunction with the receive address block) and processes errors. Accepted packets are written to the receive FIFO in bursts of 64-byte cells. The receive DMA controller then writes the packet data to memory. The statistics block counts receive statistics.

The EMAC module operates independently of the CPU. It is configured and controlled by its register set mapped into device memory. Information about data packets are communicated using 16-byte descriptors that are placed in an 8K-byte block of RAM in the EMAC control module.

For transmit operations, each 16-byte descriptor describes a packet or packet fragment in the systems internal or external memory. For receive operations, each 16-byte descriptor represents a free packet buffer or buffer fragment. On both transmit and receive, an Ethernet packet is allowed to span one or more memory fragments, represented by one 16-byte descriptor per fragment. In typical operation, there is only one descriptor per receive buffer, but transmit packets may be fragmented, depending on the software architecture.

An interrupt is issued to the CPU whenever a transmit or receive operation has completed. However, it is not necessary for the CPU to service the interrupt while there are additional resources available. In other words, the EMAC continues to receive Ethernet packets until its receive descriptor list has been exhausted. On transmit operations, the transmit descriptors need only be serviced to recover their associated memory buffer. Thus, it is possible to delay servicing of the EMAC interrupt if there are real time tasks to perform.

Eight channels are supplied for both transmit and receive operations. On transmit, the eight channels represent eight independent transmit queues. The EMAC can be configured to treat these channels as an equal priority round-robin queue, or as a set of eight fixed-priority queues. On receive, the eight channels represent eight independent receive queues with packet classification. Packets are classified based on the destination MAC address. Each of the eight channels is assigned its own MAC address, enabling the EMAC module to act like eight virtual MAC adapters. Also, specific types of frames can be sent to specific channels. For example, multicast, broadcast, or other (promiscuous, error, etc.) frames can each be received on a specific receive channel queue.

The EMAC tracks 36 different statistics, as well as recording the status of each individual packet in its corresponding packet descriptor.



2.9 Media Independent Interfaces

The following sections cover the operation of the Media Independent Interface in 10/100/1000Mbps modes. An IEEE 802.3 complaint Ethernet MAC controls the interface.

2.9.1 Data Reception

2.9.1.1 Receive Control

Data received from the PHY is interpreted and output to the EMAC receive FIFO. Interpretation involves detection and removal of the preamble and start of frame delimiter, extraction of the address and frame length, data handling, error checking and reporting, cyclic redundancy checking (CRC), and statistics control signal generation. Receive address detection and frame filtering of the frames that do not address-match is performed outside the Media Independent interface.

2.9.1.2 Receive Inter-Frame Interval

The 802.3 required inter-packet gap (IPG) is 24 GMII clocks (96 bit times) for 10/100 Mbit modes, and 12 GMII clocks (96 bit times) for 1000 Mbit mode. However, the MAC can tolerate a reduced IPG (2 GMII clocks in 10/100 mode and 5 GMII clocks in 1000 mode) with a correct preamble and start frame delimiter.

- 1. An Inter-Packet Gap (IPG).
- 2. A seven octet preamble (all octets 0x55).
- 3. A one octet start frame delimiter (0x5D).

2.9.1.3 Receive Flow Control

When enabled and triggered, receive flow control is initiated to limit the EMAC from further frame reception. Two forms of receive flow control are implemented on the TCI6487/88 device:

- Receive buffer flow control
- Receive FIFO flow control

When enabled and triggered, receive buffer flow control prevents further frame reception based on the number of free buffers available. Receive buffer flow control issues flow control collisions in half-duplex mode and IEEE 802.3X pause frames for full-duplex mode.

Receive buffer flow control is triggered when the number of free buffers in any enabled receive channel (RX*n*FREEBUFFER) is less than or equal to the channel flow control threshold register (RX*n*FLOWTHRESH) value. Receive flow control is independent of receive QOS, except that both use the free buffer values.

When enabled and triggered, receive FIFO flow control prevents further frame reception based on the number of cells currently in the receive FIFO. Receive FIFO flow control may be enabled only in fullduplex mode (FULLDUPLEX bit is set in the MACCONTROL register). Receive flow control prevents reception of frames on the port until all of the triggering conditions clear, at which time frames may again be received by the port.

Receive FIFO flow control is triggered when the occupancy of the FIFO is greater than or equal to the RXFIFOFLOWTHRESH value in the FIFOCONTROL register. The RXFIFOFLOWTHRESH value must be greater than or equal to 1h and less than or equal to 42h (decimal 66). The RXFIFOFLOWTHRESH reset value is 2h.

Receive flow control is enabled by the RXBUFFERFLOWEN bit and the RXFIFOFLOWEN bit in the MACCONTROL register. The FULLDUPLEX bit in the MACCONTROL register configures the EMAC for collision or IEEE 802.3X flow control.



EMAC Functional Architecture

2.9.1.4 Collision-Based Receive Buffer Flow Control

Receive flow control does not depend on the value of the incoming frame destination address. A collision is generated for any incoming packet, regardless of the destination address, if any EMAC enabled channels free buffer register value is less than or equal to the channels flow threshold value.

2.9.1.5 IEEE 802.3X Based Receive Buffer Flow Control

IEEE 802.3x based receive buffer flow control provides a means of preventing frame reception when the EMAC is operating in full-duplex mode (the FULLDUPLEX bit is set in the MACCONTROL register). When receive flow control is enabled and triggered, the EMAC transmits a pause frame to request that the sending station stop transmitting for the period indicated within the transmitted pause frame.

The EMAC transmits a pause frame to the reserved multicast address at the first available opportunity (immediately if currently idle, or following the completion of the frame currently being transmitted). The pause frame contains the maximum possible value for the pause time (FFFFh). The EMAC counts the receive pause frame time (decrements FF00h to 0) and retransmits an outgoing pause frame, if the count reaches zero. When the flow control request is removed, the EMAC transmits a pause frame with a zero pause time to cancel the pause request.

Note that transmitted pause frames are only a request to the other end station to stop transmitting. Frames that are received during the pause interval are received normally (provided the receive FIFO is not full).

Pause frames are transmitted if enabled and triggered, regardless of whether or not the EMAC is observing the pause time period from an incoming pause frame.

The EMAC transmits pause frames as described below:

- The 48-bit reserved multicast destination address 01.80.C2.00.00.01h.
- The 48-bit source address (set via the MACSRCADDRLO and MACSRCADDRHI registers).
- The 16-bit length/type field containing the value 88.08h.
- The 16-bit pause opcode equal to 00.01h.
- The 16-bit pause time value of FF.FFh. A pause-quantum is 512 bit-times. Pause frames sent to cancel a pause request have a pause time value of 00.00h.
- Zero padding to 64-byte data length (EMAC transmits only 64-byte pause frames).
- The 32-bit frame-check sequence (CRC word).

All quantities are hexadecimal and are transmitted most-significant-byte first. The least-significant-bit (LSB) is transferred first in each byte.

If the RXBUFFERFLOWEN bit in the MACCONTROL register is cleared while the pause time is nonzero, then the pause time is cleared and a zero count pause frame is sent.

2.9.2 Data Transmission

The EMAC passes data to the PHY from the transmit FIFO (when enabled). Data is synchronized to the transmit clock rate. Transmission begins when there are TXCELLTHRESH cells of 64 bytes each, or a complete packet, in the FIFO.

2.9.2.1 Transmit Control

A jam sequence is output if a collision is detected on a transmit packet. If the collision was late (after the first 64 bytes hae been transmitted) the collision is ignored. If the collision is not late, the controller will back off before retrying the frame transmission. When operating in full duplex mode the carrier sense (GMII_MCRS) and collision sensing modes are disabled. In full duplex mode, the collision input (GMII_MCOL) operates as a hardware flow control input. No new frames will begin transmission when GMII_MCOL is asserted. However, any frame currently in transmission will complete. Due to the transmission pipeline latency, GMII_MTXEN will not be asserted until up to 10 wire side clocks after the GMII_MCOL signal is deasserted. Also due to the latency, frame transmission may begin up to 10 wire side clocks after GMII_MCOL is asserted, indicating that the packet transmission was started before the flow control condition was detected.

2.9.2.2 CRC Insertion

If the SOP buffer descriptor PASSCRC flag is cleared, the EMAC generates and appends a 32-bit Ethernet CRC onto the transmitted data. For the EMAC-generated CRC case, a CRC (or placeholder) at the end of the data is allowed but not required. The buffer byte count value should not include the CRC bytes, if they are present.

If the SOP buffer descriptor PASSCRC flag is set, then the last four bytes of the transmit data are transmitted as the frame CRC. The four CRC data bytes should be the last four bytes of the frame and should be included in the buffer byte count value. The MAC performs no error checking on the outgoing CRC.

2.9.2.3 Adaptive Performance Optimization (APO)

The EMAC incorporates adaptive performance optimization (APO) logic that may be enabled by setting the TXPACE bit in the MACCONTROL register. Transmission pacing to enhance performance is enabled when the TXPACE bit is set. Adaptive performance pacing introduces delays into the normal transmission of frames, delaying transmission attempts between stations, and reducing the probability of collisions occurring during heavy traffic (as indicated by frame deferrals and collisions). These actions increase the chance of a successful transmission.

When a frame is deferred, suffers a single collision, multiple collisions, or excessive collisions, the pacing counter is loaded with an initial value of 31. When a frame is transmitted successfully (without experiencing a deferral, single collision, multiple collision, or excessive collision), the pacing counter is decremented by 1 down to 0.

If the pacing counter is zero, this allows a new frame to immediately attempt transmission (after one IPG). If the pacing counter is nonzero, the frame is delayed by a pacing delay of approximately four inter-packet gap delays. APO only affects the IPG preceding the first attempt at transmitting a frame; APO does not affect the back-off algorithm for retransmitted frames.

2.9.2.4 Interpacket-Gap (IPG) Enforcement

The measurement reference for the IPG of 96 bit times is changed depending on frame traffic conditions. If a frame is successfully transmitted without collision and MCRS is de-asserted within approximately 48 bit times of MTXEN being de-asserted, then 96 bit times is measured from MTXEN. If the frame suffered a collision or MCRS is not de-asserted until more than approximately 48 bit times after MTXEN is de-asserted, then 96 bit times (approximately, but not less) is measured from MCRS.

2.9.2.5 Back Off

The EMAC implements the 802.3 binary exponential back-off algorithm.



2.9.2.6 Transmit Flow Control

When enabled, incoming pause frames are acted upon to prevent the EMAC from transmitting any further frames. Incoming pause frames are only acted upon when the FULLDUPLEX and TXFLOWEN bits in the MACCONTROL register are set. Pause frames are not acted upon in half-duplex mode. Pause frame action is taken if enabled, but normally the frame is filtered and not transferred to memory. MAC control frames are transferred to memory, if the RXCMFEN bit in the RXMBPENABLE register is set. The TXFLOWEN and FULLDUPLEX bits affect whether MAC control frames are acted upon, but they have no effect upon whether MAC control frames are transferred.



Pause frames are a subset of MAC control frames with an opcode field of 0001h. Incoming pause frames are only acted upon by the EMAC if the following conditions occur:

- The TXFLOWEN bit is set in the MACCONTROL register.
- The frames length is between 64 bytes and RXMAXLEN bytes inclusive.
- The frame contains no CRC error or align/code errors.

The pause time value from valid frames is extracted from the two bytes following the opcode. The pause time is loaded into the EMAC transmit pause timer and the transmit pause time period begins.

If a valid pause frame is received during the transmit pause time period of a previous transmit pause frame, then either the destination address is not equal to the reserved multicast address or any enabled or disabled unicast address, and the transmit pause timer immediately expires; or the new pause time value is 0, and the transmit pause timer immediately expires. Otherwise, the EMAC transmit pause timer is set immediately to the new pause frame pause time value. (Any remaining pause time from the previous pause frame is discarded.)

If the TXFLOWEN bit in MACCONTROL is cleared, then the pause timer immediately expires.

The EMAC does not start the transmission of a new data frame any sooner than 512-bit times after a pause frame with a non-zero pause time has finished being received (MRXDV going inactive). No transmission begins until the pause timer has expired (the EMAC may transmit pause frames to initiate outgoing flow control). Any frame already in transmission when a pause frame is received is completed and unaffected.

Incoming pause frames consist of:

- A 48-bit destination address equal to one of the following:
 - The reserved multicast destination address 01.80.C2.00.00.01h
 - Any EMAC 48-bit unicast address. Pause frames are accepted, regardless of whether the channel is enabled.
- The 48-bit source address of the transmitting device
- The 16-bit length/type field containing the value 88.08h
- The 16-bit pause opcode equal to 00.01h
- The 16-bit pause time. A pause-quantum is 512 bit-times
- Padding to 64-byte data length
- The 32-bit frame-check sequence (CRC word)

All quantities are hexadecimal and are transmitted most-significant-byte first. The least-significant-bit (LSB) is transferred first in each byte.

The padding is required to make up the frame to a minimum of 64 bytes. The standard allows pause frames longer than 64 bytes to be discarded or interpreted as valid pause frames. The EMAC recognizes any pause frame between 64 bytes and RXMAXLEN bytes in length.

2.9.2.7 Speed, Duplex, and Pause Frame Support

The MAC can operate in half-duplex or full-duplex mode at 10 Mbps or 100 Mbps, and can operate in full duplex only in 1000 Mbps. Pause frame support is included in 10/100/1000 Mbps modes as configured by the host.

2.10 Packet Receive Operation

2.10.1 Receive DMA Host Configuration

To configure the receive DMA for operation, the host must perform the following actions:

- Initialize the receive addresses
- Initialize the RXnHDP registers to zero
- Write the MACHASH1 and MACHASH2 registers, if multicast addressing is desired
- Initialize the RX*n*FREEBUFFER, RX*n*FLOWTHRESH, and RXFILTERLOWTHRESH registers, if flow control is to be enabled
- Enable the desired receive interrupts using the RXINTMASKSET and RXINTMASKCLEAR registers
- Set the appropriate configuration bits in the MACCONTROL register
- Write the RXBUFFEROFFSET register value (typically zero)
- Set up the receive channel(s) buffer descriptors and initialize the RXnHDP registers
- · Enable the receive DMA controller by setting the RXEN bit in the RXCONTROL register
- Configure and enable the receive operation, as desired, in the RXMBPENABLE register and by using the RXUNICASTSET and RXUNICASTCLEAR registers

2.10.2 Receive Channel Enabling

Each of the eight receive channels has an enable bit (RXCH*n*EN) in the RXUNICASTSET register that is controlled using the RXUNICASTSET and RXUNICASTCLEAR registers. The RXCH*n*EN bits determine whether the given channel is enabled (when set to 1) to receive frames with a matching unicast or multicast destination address.

The RXBROADEN bit in the RXMBPENABLE register determines if broadcast frames are enabled or filtered. If broadcast frames are enabled, then they are copied to only a single channel selected by the RXBROADCH field of RXMBPENABLE register.

The RXMULTEN bit in the RXMBPENABLE register determines if hash matching multicast frames are enabled or filtered. Incoming multicast addresses (group addresses) are hashed into an index in the hash table. If the indexed bit is set, the frame hash will match and it will be transferred to the channel selected by the RXMULTCH field when multicast frames are enabled. The multicast hash bits are set in the MACHASH1 and MACHASH2 registers.

The RXPROMCH bits in the RXMBPENABLE register select the promiscuous channel to receive frames selected by the RXCMFEN, RXCSFEN, RXCEFEN, and RXCAFEN bits. These four bits allow reception of MAC control frames, short frames, error frames, and all frames (promiscuous), respectively.

The address RAM can be configured to send multiple unicast and/or multicast addresses to a given channel (if the match bit is set in the RAM). Multicast addresses in the RAM are enabled by the RXUNICASTSET register and not by the RXMULTEN bit in the RXMBPENABLE register. The RXMULTEN bit enables the hash multicast match only. The address RAM takes precedence over the hash match.

If a multicast packet is received that hash matches (multicast packets enabled), but is filtered in the RAM, then the packet is filtered. If a multicast packet does not hash match, regardless of whether or not hash matching is enabled, but matches an enabled multicast address in the RAM, then the packet will be transferred to the associated channel.



2.10.3 Receive Channel Addressing

The receive address block can store up to 32 addresses to be filtered or matched. Before enabling packet reception, all the address RAM locations should be initialized, including locations to be unused. The system software is responsible for adding and removing addresses from the RAM.

A MAC address location in RAM is 53 bits wide and consists of:

- 48 bits of the MAC address
- 3 bits for the channel to which a valid address match will be transferred. The channel is a dont care if MATCHFILT bit is cleared.
- A valid bit
- A match or filter bit

First, write the index into the address RAM in the MACINDEX register to start writing a MAC address. Then write the upper 32 bits of the MAC address (MACADDRHI register), and then the lower 16 bits of MAC address with the VALID and MATCHFILT control bits (MACADDRLO). The valid bit should be cleared for the unused locations in the receive address RAM.

The most common uses for the receive address submodule are:

- Set EMAC in promiscuous mode, using RXCAFEN and RXPROMCH bits in the RXMBPENABLE register. Then filter up to 32 individual addresses, which can be both unicast and/or multicast.
- Disable the promiscuous mode (RXCAFEN = 0) and match up to 32 individual addresses, multicast and/or unicast.

2.10.4 Hardware Receive QOS Support

Hardware receive quality of service (QOS) is supported, when enabled, by the Tag Protocol Identifier format and the associated Tag Control Information (TCI) format priority field. When the incoming frame length/type value is equal to 81.00h, the EMAC recognizes the frame as an Ethernet Encoded Tag Protocol Type. The two octets immediately following the protocol type contain the 16-bit TCI field. Bits 15-13 of the TCI field contain the received frames priority (0 to 7). The received frame is a low-priority frame if the priority value is 0 to 3. The received frame is a high-priority frame if the priority value is 4 to 7. All frames that have a length/type field value not equal to 81.00h are low-priority frames.

Received frames that contain priority information are determined by the EMAC as:

- A 48-bit (6 bytes) destination address equal to:
 - The destination stations individual unicast address
 - The destination stations multicast address (MACHASH1 and MACHASH2 registers)
- The broadcast address of all ones
- A 48-byte (6 bytes) source address
- The 16-bit (2 bytes) length/type field containing the value 81.00h
- The 16-bit (2 bytes) TCI field with the priority field in the upper 3 bits
- Data bytes
- The 4-bytes CRC

The RXFILTERLOWTHRESH and the RX*n*FREEBUFFER registers are used in conjunction with the priority information to implement receive hardware QOS. Low-priority frames are filtered if the number of free buffers (RX*n*FREEBUFFER) for the frame channel is less than or equal to the filter low threshold (RXFILTERLOWTHRESH) value. Hardware QOS is enabled by the RXQOSEN bit in the RXMBPENABLE register.

2.10.5 Host Free Buffer Tracking

The host must track free buffers for each enabled channel (including unicast, multicast, broadcast, and promiscuous) if receive QOS or receive flow control is used. Disabled channel free buffer values are dont cares. During initialization, the host should write the number of free buffers for each enabled channel to the appropriate RX*n*FREEBUFFER register. The EMAC decrements the appropriate channels free buffer value for each buffer used. When the host reclaims the frame buffers, the host should write the channel free buffer register with the number of reclaimed buffers (write to increment). There are a maximum of 65 535 free buffers available. The RX*n*FREEBUFFER registers only need to be updated by the host if receive QOS or flow control is used.

2.10.6 Receive Channel Teardown

The host commands a receive channel teardown by writing the channel number to the RXTEARDOWN register. When a teardown command is issued to an enabled receive channel, the following occurs:

- Any current frame in reception completes normally.
- The TDOWNCMPLT flag is set in the next buffer descriptor in the chain, if there is one.
- The channel head descriptor pointer is cleared.
- A receive interrupt for the channel is issued to the host.
- The corresponding RXnCP register contains the value FFFF FFFCh.
- The host should acknowledge a teardown interrupt with an FFFF FFFCh acknowledge value.

Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by the set teardown complete buffer descriptor bit. The EMAC does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with an FFFF FFFCh acknowledge value to RX*n*CP (note that there is no buffer descriptor in this case). Software may read RX*n*CP to determine if the interrupt was due to a commanded teardown. The read value is FFFF FFFCh if the interrupt was due to a teardown command.

2.10.7 Receive Frame Classification

Received frames are proper, or good, frames if they are between 64 and RXMAXLEN in length (inclusive) and contain no code, align, or CRC errors.

Received frames are long frames if their frame count exceeds the value in the RXMAXLEN register. The RXMAXLEN register default reset value is 5EEh (1518 in decimal). Long received frames are either oversized or jabber frames. Long frames with no errors are oversized frames; long frames with CRC, code, or alignment errors are jabber frames.

Received frames are short frames if their frame count is less than 64 bytes. Short frames that address match and contain no errors are undersized frames; short frames with CRC, code, or alignment errors are fragment frames. If the frame length is less than or equal to 20, then the frame CRC is passed regardless of whether the RXPASSCRC bit is set or cleared in the RXMBPENABLE register.

A received long packet always contains RXMAXLEN number of bytes transferred to memory (if the RXCEFEN bit is set in RXMBPENABLE) regardless of the value of the RXPASSCRC bit. Following is an example with RXMAXLEN set to 1518:

- If the frame length is 1518, then the packet is not a long packet and there are 1514 or 1518 bytes transferred to memory depending on the value of the RXPASSCRC bit.
- If the frame length is 1519, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last three bytes are the first three CRC bytes.
- If the frame length is 1520, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last two bytes are the first two CRC bytes.
- If the frame length is 1521, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last byte is the first CRC byte.
- If the frame length is 1522, there are 1518 bytes transferred to memory. The last byte is the last data byte.



2.10.8 Promiscuous Receive Mode

When the promiscuous receive mode is enabled by setting the RXCAFEN bit in the RXMBPENABLE register, non-address matching frames that would normally be filtered are transferred to the promiscuous channel. Address matching frames that would normally be filtered due to errors are transferred to the address match channel when RXCAFEN and RXCEFEN bits are set. Address matching frames with the filter bit set (MATCHFILT = 0) are always filtered regardless of the RXCAFEN and RXCEFEN bit setting. A frame is considered to be an address matching frame only if it is enabled to be received on a unicast, multicast, or broadcast channel. Frames received to disabled unicast, multicast, or broadcast channels are considered non-address matching.

MAC control frames address match only if RXCMFEN bit is set. RXCEFEN and RXCSFEN determine whether error frames are transferred to memory or not, but they do not determine whether error frames are address matching or not. Short frames are a special type of error frames.

A single channel is selected as the promiscuous channel by the RXPROMCH field in the RXMBPENABLE register. The promiscuous receive mode is enabled by the RXCMFEN, RXCEFEN, RXCSFEN, and RXCAFEN bits in RXMBPENABLE. Table 4 shows the effects of the promiscuous enable bits. Proper frames are frames that are between 64 and RXMAXLEN bytes in length inclusive and contain no code, align, or CRC errors.

Address		RXMBPEN	IABLE Bits			
Match	RXCAFEN	RXCEFEN	RXCMFEN	RXCSFEN	Frame Treatment	
0	0	Х	Х	Х	No frames transferred.	
0	1	0	0	0	Proper frames transferred to promiscuous channel.	
0	1	0	0	1	Proper/undersized data frames transferred to promiscuous channel.	
0	1	0	1	0	Proper data and control frames transferred to promiscuous channel.	
0	1	0	1	1	Proper/undersized data and control frames transferred to promiscuous channel.	
0	1	1	0	0	Proper/oversize/jabber/code/align/CRC data frames transferred to promiscuous channel. No control or undersized/fragment frames are transferred.	
0	1	1	0	1	Proper/undersized/fragment/oversize/jabber/code/align/CRC data frames transferred to promiscuous channel. No control frames are transferred.	
0	1	1	1	0	Proper/oversize/jabber/code/align/CRC data and control frames transferred to promiscuous channel. No undersized frames are transferred.	
0	1	1	1	1	All non-address matching frames with and without errors transferred to promiscuous channel.	
1	Х	0	0	0	Proper data frames transferred to address match channel.	
1	х	0	0	1	Proper/undersized data frames transferred to address match channel.	
1	х	0	1	0	Proper data and control frames transferred to address match channel.	
1	х	0	1	1	Proper/undersized data and control frames transferred to address match channel.	
1	Х	1	0	0	Proper/oversize/jabber/code/align/CRC data frames transferred to address match channel. No control or undersized frames are transferred.	
1	х	1	0	1	Proper/oversize/jabber/fragment/undersized/code/align/CRC data frames transferred to address match channel. No control frames are transferred.	

Table 4. Receive Frame Treatment Summary

Address		RXMBPEN	IABLE Bits		
Match	RXCAFEN	RXCEFEN	RXCMFEN	RXCSFEN	Frame Treatment
1	Х	1	1	0	Proper/oversize/jabber/code/align/CRC data and control frames transferred to address match channel. No undersized/fragment frames are transferred.
1	Х	1	1	1	All address matching frames with and without errors transferred to the address match channel.

Table 4. Receive Frame Treatment Summary (continued)

2.10.9 Receive Overrun

The types of receive overrun are:

- FIFO start of frame overrun (FIFO_SOF)
- FIFO middle of frame overrun (FIFO_MOF)
- DMA start of frame overrun (DMA_SOF)
- DMA middle of frame overrun (DMA_MOF)

The statistics counters used to track these types of receive overrun are:

- Receive Start of Frame Overruns Register (RXSOFOVERRUNS)
- Receive Middle of Frame Overruns Register (RXMOFOVERRUNS)
- Receive DMA Overruns Register (RXDMAOVERRUNS)

Start of frame overruns happen when there are no resources available when frame reception begins. Start of frame overruns increment the appropriate overrun statistic(s) and the frame is filtered.

Middle of frame overruns happen when there are some resources to start the frame reception, but the resources run out during frame reception. In normal operation, a frame that overruns after starting the frame reception is filtered and the appropriate statistic(s) are incremented; however, the RXCEFEN bit in the RXMBPENABLE register affects overrun frame treatment. Table 5 shows how the overrun condition is handled for the middle of frame overrun.

Address Match	RXCAFEN	RXCEFEN	Middle of Frame Overrun Treatment
0	0	Х	Overrun frame filtered.
0	1	0	Overrun frame filtered.
0	1	1	As much frame data as possible is transferred to the promiscuous channel until overrun. The appropriate overrun statistic(s) is incremented and the OVERRUN and NOMATCH flags are set in the SOP buffer descriptor. Note that the RXMAXLEN number of bytes cannot be reached for an overrun to occur (it would be truncated and be a jabber or oversize).
1	Х	0	Overrun frame filtered with the appropriate overrun statistic(s) incremented.
1	Х	1	As much frame data as possible is transferred to the address match channel until overrun. The appropriate overrun statistic(s) is incremented and the OVERRUN flag is set in the SOP buffer descriptor. Note that the RXMAXLEN number of bytes cannot be reached for an overrun to occur (it would be truncated).

Table 5. Middle of Frame Overrun Treatment



2.11 Packet Transmit Operation

The transmit DMA is an eight channel interface. Priority between the eight queues may be either fixed or round robin as selected by the TXPTYPE bit in the MACCONTROL register. If the priority type is fixed, then channel 7 has the highest priority and channel 0 has the lowest priority. Round robin priority proceeds from channel 0 to channel 7.

2.11.1 Transmit DMA Host Configuration

To configure the transmit DMA for operation, the host must perform the following:

- Write the MACSRCADDRLO and MACSRCADDRHI registers (used for pause frames on transmit).
- Initialize the TX*n*HDP registers to zero.
- Enable the desired transmit interrupts using the TXINTMASKSET and TXINTMASKCLEAR registers.
- Set the appropriate configuration bits in the MACCONTROL register.
- Set up the transmit channel(s) buffer descriptors in host memory.
- Enable the transmit DMA controller by setting the TXEN bit in the TXCONTROL register.
- Write the appropriate TX*n*HDP registers with the pointer to the first descriptor to start transmit operations.

2.11.2 Transmit Channel Teardown

The host commands a transmit channel teardown by writing the channel number to the TXTEARDOWN register. When a teardown command is issued to an enabled transmit channel, the following occurs:

- Any frame currently in transmission completes normally.
- The TDOWNCMPLT flag is set in the next SOP buffer descriptor in the chain, if there is one.
- The channel head descriptor pointer is cleared.
- A transmit interrupt is issued, informing the host of the channel teardown.
- The corresponding TXnCP register contains the value FFFF FFFCh.
- The host should acknowledge a teardown interrupt with an FFFF FFFCh acknowledge value. Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by the set teardown complete buffer descriptor bit (TDOWNCMPLT). The EMAC does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with an FFFF FFFCh acknowledge value to TX*n*CP (note that there is no buffer descriptor). Software may read the interrupt acknowledge location (TX*n*CP) to determine if the interrupt was due to a commanded teardown. The read value is FFFF FFFCh if the interrupt was due to a teardown command.



EMAC Functional Architecture

www.ti.com

2.12 Receive and Transmit Latency

The transmit FIFO contains twenty four 64-byte cells, and the receive FIFO contains sixty eight 64-byte cells. The EMAC begins transmission of a packet on the wire after TXCELLTHRESH cells (configurable through the FIFOCONTROL register) or a complete packet are available in the FIFO.

Transmit underrun cannot occur for packet sizes of TXCELLTHRESH times 64 bytes (or less). For larger packet sizes, transmit underrun can occur if the memory latency is greater than the time required to transmit a 64-byte cell on the wire; this is 0.512 s in 1 Gbit mode, 5.12 s in 100 Mbps mode, and 51.2 s in 10 Mbps mode. The memory latency time includes all buffer descriptor reads for the entire cell data.

The EMAC transmit FIFO uses 24 cells; thus, underrun cannot happen for a normal size packet (less than 1536 packet bytes). Cell transmission can be configured to start only after an entire packet is contained in the FIFO; for a maximum-size packet, set the TXCELLTHRESH field to the maximum possible value of 24.

Receive overrun is prevented if the receive memory cell latency is less than the time required to transmit a 64-byte cell on the wire (0.512 s in 1 Gbps mode, 5.12 s in 100 Mbps mode, or 51.2s in 10 Mbps mode). The latency time includes any required buffer descriptor reads for the cell data.

Latency to systems internal and external RAM can be controlled through the use of the transfer node priority allocation register in the TCI6487/88 device. Latency to descriptor RAM is low because RAM is local to the EMAC, as it is part of the EMAC control module.

2.13 Transfer Node Priority

The TCI6487/88 device contains a system level priority allocation register (PRI_ALLOC) that sets the priority of the transfer node used in issuing memory transfer requests to system memory.

Although the EMAC has internal FIFOs to help alleviate memory transfer arbitration problems, the average transfer rate of data read and written by the EMAC to internal or external DSP memory must be at least equal to the Ethernet wire rate. In addition, the internal FIFO system can not withstand a single memory latency event greater than the time it takes to fill or empty a TXCELLTHRESH number of internal 64-byte FIFO cells.

For example, for 1000 Mbps operation, these restrictions translate into the following rules:

- For the short-term average, each 64-byte memory read/write request from the EMAC must be serviced in no more than 0.512 s.
- Any single latency event in request servicing can be no longer than (0.512 * TXCELLTHRESH) s.

Bits [0-2] of the PRI_ALLOC register set the transfer node priority for all the master peripherals in the device, including EMAC. A value of 000b will have the highest priority, while 111b will have the lowest. The default priority assigned to EMAC is 001b. It is important to have a balance between all peripherals. In most cases, the default priorities will not need adjustment.



2.14 Reset Considerations

2.14.1 Software Reset Considerations

For information on the chip level reset capabilities of various peripherals, see the device-specific data manual.

Within the peripheral itself, the EMAC component of the Ethernet MAC peripheral can be placed in a reset state by writing to the SOFTRESET register located in EMAC memory map. Writing a one to bit 0 of this register causes the EMAC logic to be reset, and the register values to be set to their default values. Software reset occurs when the receive and transmit DMA controllers are in an idle state to avoid locking up the configuration bus; it is the responsibility of the software to verify that there are no pending frames to be transferred. After writing a one to this bit, it may be polled to determine if the reset has occurred. A value of one indicates that the reset has not yet occurred. A value of zero indicates that a reset has occurred.

After software reset operation, all the EMAC registers need to be re-initialized for proper data transmission.

The error interrupts (HOSTPEND) can be recovered by using the software reset operation. Before doing a software reset, you should inspect the error codes in the MACSTATUS register. This register provides information about the software error type that needs correction. For more information on error interrupts, see Section 2.16.1.5.

2.14.2 Hardware Reset Considerations

When a hardware reset occurs, the EMAC peripheral will have its register values reset, and all the sub modules will return to their default state. After the hardware reset, the EMAC needs to be initialized before resuming its data transmission, as described in Section 2.15.

A hardware reset can also be used to recover from the error interrupts (HOSTPEND), which are triggered by errors in packet buffer descriptors. Before doing a hardware reset, you should inspect the error codes in the MACSTATUS register. This register provides information about the software error type that needs correction. For more information on error interrupts, see Section 2.16.1.5.



2.15 Initialization

2.15.1 Enabling the EMAC/MDIO Peripheral

When the device is powered on, the EMAC peripheral is already enabled. EMAC is in the AlwaysON power domain. EMAC-specific initialization can be started after power on.

2.15.2 EMAC Control Module Initialization

The EMAC control module is used for global interrupt enable, and to pace back-to-back interrupts using an interrupt retrigger count based on the peripheral clock (CPUCLK/6). There is also an 8K block of RAM local to the EMAC that holds packet buffer descriptors.

Note that although the EMAC control module and the EMAC module have slightly different functions, in practice, the type of maintenance performed on the EMAC control module is more commonly conducted from the EMAC module software (as opposed to the MDIO module).

The initialization of the EMAC control module consists of two parts:

- 1. Configuration of the interrupt on the DSP.
- 2. Initialization of the EMAC control module:
 - Setting the interrupt pace count (using Int_Control)
 - Initializing the EMAC and MDIO modules
 - Enabling interrupts in the EMAC control module

To view example code used to perform the actions associated with the second part of the EMAC control module initialization when using the register-level CSL, see Example 4.

Use the systems interrupt controller to map the EMAC interrupts to one of the CPUs interrupts. Once the interrupts are mapped to the CPU interrupts, general masking and unmasking of the interrupt (to control reentrancy) should be done at the chip level by manipulating the interrupt enable mask. The EMAC control module control registers should only enable and disable interrupts from within the EMAC interrupt service routine (ISR), as disabling and re-enabling the interrupts in Control registers also resets the interrupt pace counter.

Example 4. EMAC Control Module Initialization Code

```
/*
// Disable EMAC/MDIO Core 0 interrupts in the control module
/*
ECTL_REGS->CONTROL[0].C_TX_EN = 0x0;
ECTL_REGS->CONTROL[0].C_RX_EN = 0x0;
ECTL_REGS->CONTROL[0].C_MISC_EN = 0;
ECTL_REGS->CONTROL[0].C_MISC_EN = 0x0;
/*
// Enable EMAC/MDIO Core 0 interrupts in the control module
*/
ECTL_REGS->CONTROL[0].C_TX_EN = 0xFF;
ECTL_REGS->CONTROL[0].C_RX_EN = 0xFF;
ECTL_REGS->CONTROL[0].C_RX_THRESH_EN = 0xFF;
ECTL_REGS->CONTROL[0].C_MISC_EN = 0xF;
```

2.15.3 MDIO Module Initialization

The MDIO module initially configures and monitors one or more external PHY devices. Other than initializing the software state machine (details on the MDIO state machine can be found in the IEEE 802.3 standard), the MDIO module only needs the MDIO engine enabled and the clock divider configured. To set the clock divider, supply an MDIO clock of 1 MHz. As the peripheral clock is used as the base clock (CPUCLK/6), the divider can be set to 125 for a 750 MHz device. Slower MDIO clocks for slower CPU frequencies are acceptable.



Both the state machine enable and the MDIO clock divider are controlled through the MDIO control register (CONTROL). If none of the potentially connected PHYs require the access preamble, the PREAMBLE bit can also be set in CONTROL to speed up PHY register access. For an example of the initialization code, see Example 5.

Example 5. MDIO Module Initialization Code

```
#define MDIO_MODEFLG_FD1000 0x0020
#define MDIO_MODEFLG_EXTLOOPBACK 0x0100
Uint32 mdioModeFlags = MDIO_MODEFLG_FD1000 | MDIO_MODEFLG_LOOPBACK;
Handle hMDIO;
volatile Uint32 phyAddr;
//Open the MDIO module
hMDIO = MDIO_open ( mdioModeFlags );
// Initialize PHY
MDIO_initPHY( hMDIO, phyAddr );
```

If the MDIO module must operate on an interrupt basis, the interrupts can be enabled at this time using the USERINTMASKSET register for register access and the USERPHYSEL*n* register if a target PHY is already known.

Once the MDIO state machine has been initialized and enabled, it starts polling all 32 PHY addresses on the MDIO bus, looking for active PHYs. Since it can take up to 50 s to read one register, the MDIO module provides an accurate representation of all the PHYs available after a reasonable interval. Also, a PHY can take up to 3 seconds to negotiate a link. Thus, it is advisable to run the MDIO software off a time-based event rather than polling.

For more information on PHY control registers, see the PHY data sheet.

2.15.4 EMAC Module Initialization

The EMAC module sends and receives data packets over the network by maintaining up to 8 transmit and receive descriptor queues. The EMAC module configuration must also be kept current based on the PHY negotiation results returned from the MDIO module. Programming this module is the most time-consuming aspect of developing an application or device driver for Ethernet.

A device drive should follow this initialization procedure to get the EMAC to the state where it is ready to receive and send Ethernet packets. Some of these steps are not necessary when performed immediately after device reset.

- 1. If enabled, clear EMAC/MDIO interrupts in the control module.
- Clear the MACCONTROL, RXCONTROL, and TXCONTROL registers (not necessary immediately after reset).
- 3. Initialize all 16 Head Descriptor Pointer registers (RXnHDP and TXnHDP) to 0.
- 4. Clear all 36 statistics registers by writing 0 (not necessary immediately after reset).
- 5. Initialize all 32 receive address RAM locations to 0. Set up the addresses to be matched to the eight receive channels and the addresses to be filtered, through programming the MACINDEX, MACADDRHI, and MACADDRLO registers.
- 6. Initialize the RX*n*FREEBUFFER, RX*n*FLOWTHRESH, and RXFILTERLOWTHRESH registers, if buffer flow control is to be enabled. Program the FIFOCONTROL register is FIFO flow control is desired.
- 7. Most device drivers open with no multicast addresses, so clear the MACHASH1 and MACHASH2 registers.
- 8. Write the RXBUFFEROFFSET register value (typically zero).
- Initially clear all unicast channels by writing FFh to the RXUNICASTCLEAR register. If unicast is desired, it can be enabled now by writing the RXUNICASTSET register. Some drivers will default to unicast on device open while others will not.



EMAC Functional Architecture

- 10. Set up the RXMBPENABLE register with an initial configuration. The configuration is based on the current receive filter settings of the device driver. Some drivers may enable things like broadcast and multicast packets immediately, while others may not.
- 11. Set the appropriate configuration bits in the MACCONTROL register (do not set the GMIIEN bit yet).
- 12. Clear all unused channel interrupt bits by writing RXINTMASKCLEAR and TXINTMASKCLEAR.
- Enable the receive and transmit channel interrupt bits in RXINTMASKSET and TXINTMASKSET for the channels to be used, and enable the HOSTMASK and STATMASK bits using the MACINTMASKSET register.
- 14. Initialize the receive and transmit descriptor list queues using the 8K descriptor memory block contained in the EMAC control module.
- 15. Prepare receive by writing a pointer to the head of the receive buffer descriptor list to RX*n*HDP.
- 16. Enable the receive and transmit DMA controllers by setting the RXEN bit in the RXCONTROL register and the TXEN bit in the TXCONTROL register. Then set the GMIIEN bit in MACCONTROL.
- 17. If the gigabit mode is desired, set the GIG bit in the MACCONTROL register. Alternatively, enable the gigabit mode by setting the ext_en bit in the MACCONTROL register when using the SGMII interface.
- 18. Enable the EMAC/MDIO interrupts in the control module.

2.16 Interrupt Support

EMAC Functional Architecture

2.16.1 EMAC Module Interrupt Events and Requests

The EMAC/MDIO generates 26 interrupts, as follows:

- TXPEND*n*: Transmit packet completion interrupt for transmit channels 7 through 0
- RXPENDn: Receive packet completion interrupt for receive channels 7 through 0
- RXTHRESHPENDn: Receive Threshold interrupt for receive channels 7 through 0
- STATPEND: Statistics interrupt
- HOSTPEND: Host error interrupt

2.16.1.1 Transmit Packet Completion Interrupts

The transmit DMA engine has eight channels, and each channel has a corresponding interrupt (TXPEND*n*). The transmit interrupts are level interrupts that remain asserted until cleared by the CPU.

Each of the eight transmit channel interrupts may be individually enabled by setting the appropriate bit in the TXINTMASKSET register. Each of the eight transmit channel interrupts may be individually disabled by clearing the appropriate bit in the TXINTMASKCLEAR register. The raw and masked transmit interrupt status may be read by reading the TXINTSTATRAW and TXINTSTATMASKED registers, respectively.

When the EMAC completes the transmission of a packet, the EMAC issues an interrupt to the CPU by writing the packets last buffer descriptor address to the appropriate channel queues TX completion pointer located in the state RAM block. The write generates the interrupt when enabled by the interrupt mask, regardless of the value written.

Upon interrupt reception, the CPU processes one or more packets from the buffer chain and then acknowledges an interrupt by writing the address of the last buffer descriptor processed to the queues associated TX completion pointer in the transmit DMA state RAM.

The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the EMAC port (address of last buffer descriptor used by the EMAC). If the two values are not equal, indicating that the EMAC has transmitted more packets than the CPU has processed interrupts for, then the transmit packet completion interrupt signal remains asserted. If the two values are equal, indicating that the host has processed all packets that the EMAC has transferred, then the pending interrupt is cleared. Reading the TX*n*CP register displays the value that the EMAC is expecting.

The EMAC write to the completion pointer stores the value in the state RAM. The CPU written value does not change the register value. The host-written value is compared to the register content, which was written by the EMAC. If the two values are equal, then the interrupt is removed; otherwise the interrupt remains asserted. The host may process multiple packets prior to acknowledging an interrupt, or the host may acknowledge interrupts for every packet.

2.16.1.2 Receive Packet Completion Interrupts

The receive DMA engine has eight channels, and each channel has a corresponding interrupt (RXPEND*n*). The receive interrupts are level interrupts that remain asserted until cleared by the CPU.

Each of the eight receive channel interrupts may be individually enabled by setting the appropriate bit in the RXINTMASKSET register. Each of the eight receive channel interrupts may be individually disabled by clearing the appropriate bit in the RXINTMASKCLEAR register. The raw and masked receive interrupt status may be read by reading the RXINTSTATRAW and RXINTSTATMASKED registers, respectively.

When the EMAC completes a packet reception, the EMAC issues an interrupt to the CPU by writing the packets last buffer descriptor address to the appropriate channel queues RX completion pointer located in the state RAM block. The write generates the interrupt when enabled by the interrupt mask, regardless of the value written.

Upon interrupt reception, the CPU processes one or more packets from the buffer chain and then acknowledges one or more interrupt(s) by writing the address of the last buffer descriptor processed to the queues associated RX completion pointer in the receive DMA state RAM.



EMAC Functional Architecture

www.ti.com

The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the EMAC (address of last buffer descriptor used by the EMAC). If the two values are not equal, indicating that the EMAC has received more packets than the CPU has processed interrupts for, the receive packet completion interrupt signal remains asserted. If the two values are equal, indicating that the bast processed all packets that the EMAC has received, the pending interrupt is deasserted. Reading the RXnCP register displays the value that the EMAC is expecting.

The EMAC write to the completion pointer stores the value in the state RAM. The CPU written value does not change the register value. The host-written value is compared to the register content, which was written by the EMAC. If the two values are equal, then the interrupt is removed; otherwise the interrupt remains asserted. The host may process multiple packets prior to acknowledging an interrupt, or the host may acknowledge interrupts for every packet.

2.16.1.3 Receive Threshold Interrupts

Each of the eight receive channels have a corresponding receive threshold interrupt (RX_THRESH_PEND[7:0]). The receive threshold interrupts are level interrupts that remain asserted until the triggering condition is cleared by the host. Each of the eight threshold interrupts may be individually enabled by setting to one the appropriate bit in the RX_INTMASK_SET register. Each of the eight channel interrupts may be individually disabled by clearing to zero the appropriate bit in the RX_INTMASK_CLEAR register. The raw and masked interrupt receive interrupt status may be read by reading the RX_INTSTAT_RAW and RX_INTSTAT_MASKED registers respectively. An RX_THRES_PEND[7:0] interrupt bit is asserted when enabled and when the channel's associated freebuffer count (RX(0/7)_FreeBuffer) is less than or equal to the channel's associated flow control threshold register (RX(0/7)_Flow_Thresh. The receive threshold interrupts use the same free buffer count and threshold logic as does flow control, but the interrupts are independently enabled from flow control. The threshold interrupts are intended to give the host an indication that resources are running low for a particular channel(s).

2.16.1.4 Statistics Interrupt

The statistics level interrupt (STATPEND) is issued when any statistics value is greater than or equal to 8000 0000h, if it has been enabled by the STATMASK bit in the MACINTMASKSET register. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The interrupt remains asserted as long as the most-significant-bit of any statistics value is set.

2.16.1.5 Host Error Interrupt

The host error interrupt (HOSTPEND) is issued, if enabled, under error conditions due to the handling of buffer descriptors detected during transmit or receive DMA transactions. The failure of the software application to supply properly formatted buffer descriptors results in this error. The error bit can be cleared by the EMAC soft reset or by resetting the EMAC module in hardware.

The host error interrupt is enabled by setting the HOSTMASK bit in the MACINTMASKSET register. The host error interrupt is disabled by clearing the appropriate bit in the MACINTMASKCLEAR register. The raw and masked host error interrupt status may be read by reading the MACINTSTATRAW and MACINTSTATMASKED registers, respectively.

Transmit host error conditions include:

- SOP error
- Ownership bit not set in SOP buffer
- · Zero next buffer descriptor pointer without EOP
- Zero buffer pointer
- Zero buffer length
- Packet length error

Receive host error conditions include:

- Ownership bit not set in input buffer
- Zero buffer pointer



2.16.2 MDIO Module Interrupt Events and Requests

The MDIO module generates two interrupt events, as follows:

- LINKINT: Serial interface link change interrupt. Indicates a change in the state of the PHY link.
- USERINT: Serial interface user command event complete interrupt.

2.16.2.1 Link Change Interrupt

The MDIO module asserts a link change interrupt (LINKINT) if there is a change in the link state of the PHY corresponding to the address in the PHYADRMON bits in the USERPHYSEL*n* register, and if the LINKINTENB bit is also set in USERPHYSEL*n*. This interrupt event is also captured in the LINKINTRAW bits of the LINKINTRAW register. The LINKINTRAW bits 0 and 1 correspond to USERPHYSEL0 and USERPHYSEL1, respectively.

When the interrupt is enabled and generated, the corresponding bit is also set in the LINKINTMASKED register. The interrupt is cleared by writing back the same bit to LINKINTMASKED (write to clear).

2.16.2.2 User Access Completion Interrupt

A user access completion interrupt (USERINT) is asserted when the GO bit in one of the USERACCESS*n* registers transitions from 1 to 0 (indicating completion of a user access) and the bit in the USERINTMASKSET register corresponding to USERACCESS0 or USERACCESS1 is set. This interrupt event is also captured in bits 0 and 1 of the USERINTRAW register. USERINTRAW bits 0 and bit 1 correspond to USERACCESS0 and USERACCESS1, respectively.

When the interrupt is enabled and generated, the corresponding USERINTMASKED bit is also set in the USERINTMASKED register. The interrupt is cleared by writing back the same bit to USERINTMASKED (write to clear).

2.16.3 Proper Interrupt Processing

All the interrupts signaled from the EMAC and MDIO modules are level-driven. If they remain active, their level remains constant. However, the CPU core requires edge-triggered interrupts. To properly convert the level-driven interrupt signal to an edge-triggered signal, the application software must use the interrupt control logic of the EMAC control module.

Section 2.6.3 discusses interrupt control in the EMAC control module. For safe interrupt processing, the software application should disable interrupts using the EMAC Control Module Interrupt Control (ECTL) register upon entry to the ISR, and re-enable them upon leaving the ISR. If any interrupt signals are active at that time, this creates another rising edge on the interrupt signal routed to the CPU interrupt controller, thus triggering another interrupt.

EMAC Functional Architecture

2.16.4 Interrupt Multiplexing

The EMAC control module combines different interrupt signals from both the EMAC and MDIO modules and generates the interrupt signals that are wired to the CPU interrupt controller. Once these interrupts are generated, the reason for the interrupt can be read from the MACINVECTOR register located in the EMAC memory map. MACINVECTOR combines the status of the following 28 interrupt signals are shown in Table 6.

Bits	Value
31:28	Reserved
27	STAT_PEND
26	HOST_PEND
25	MDIO_LINKINT[0]
24	MDIO_USERINT[0]
23:16	TX_PEND[7:0]
15:8	RX_THRESH_PEND[7:0]
7:0	RX_PEND[7:0]

Table 6. CPGMAC IN_VECTOR Values

The EMAC and MDIO interrupts are combined within the EMAC control module and mapped to system event 5, 6, 7 and 8 through the use of the enhanced interrupt selector within the C64x+ core. For more details, see the Interrupt Controller chapter in the *TMS320C64x*+ *Megamodule Peripherals Reference Guide* (SPRU871).

2.17 Pulse Interrupts

The following pulse interrupts are generated by the CPGMAC:

Table	7.	Pulse	Interrupts
-------	----	-------	------------

Interrupt	Description
TX_PULSE[7:0]	Transmit packet completion interrupts for transmit channels 7 to 0.
RX_PULSE[7:0]	Receive packet completion interrupts for receive channels 7 to 0.

2.17.1 Pulse Interrupt Description

2.17.1.1 Transmit Packet Completion Interrupts

The transmit DMA controller has eight channels with each channel having a corresponding pulse interrupt (TX_PULSE [7:0]). Each of the eight channel pulse interrupts may be individually enabled by setting to one the appropriate bit in the TXINTMASKSET register. Each of the eight channel interrupts may be individually disabled by clearing to zero the appropriate bit in the TXINTMASKCLEAR register. When each CPPI packet DMA transmission is complete (not the complete packet transmission on the wire), the CPGMAC issues a single interrupt pulse. No acknowledgement from the host is required.

2.17.1.2 Receive Packet Completion Interrupts

The receive DMA controller has eight channels with each channel having a corresponding pulse interrupt (RX_PULSE [7:0]). Each of the eight channel interrupts may be individually enabled by setting to one the appropriate bit in the RXINTMASKSET register. Each of the eight channel interrupts may be individually disabled by clearing to zero the appropriate bit in the RXINTMASKCLEAR register. When a packet DMA reception is complete, the CPGMAC issues a single pulse interrupt. No acknowledgement from the host is required.

2.17.1.3 EMAC Event Connectivity

The EMAC subsystem has 12 total events. Only 9 of these are connected at the system level.

Interrupts are pinned out on a per-core basis. All interrupts are connected to the respective GEM and to CIC3, providing a path to the TPCC. Table 8 shows the event connections.

Module Events	RTL Names	GEM0	GEM1	GEM2	CIC0	CIC1	CIC2	TPCC	CIC3
MACINT0	C0_MISC_PULSE	Х							Х
MACRXINT0	C0_RX_PULSE	Х							Х
MACTXINT0	C0_TX_PULSE	Х							х
MACTRESH0	C0_RX_THRESH_PULSE	Х							
MACINT1	C1_MISC_PULSE		Х						Х
MACRXINT1	C1_RX_PULSE		Х						Х
MACTXINT1	C1_TX_PULSE		Х						Х
MACTRESH1	C1_RX_THRESH_PULSE		Х						
MACINT2	C2_MISC_PULSE			Х					Х
MACRXINT2	C2_RX_PULSE			Х					Х
MACTXINT2	C2_TX_PULSE			Х					Х
MACTRESH2	C2_RX_THRESH_PULSE			Х					

Table 8. EMAC Event Connections



2.18 SGMII Interface

The EMAC supports Gigabit Media Independent Interface, which is connected to the external device through Serial Gigabit Media Independent Interface (SGMII) with SerDes. The following sections discuss the operation of this interface.

2.18.1 Receive Interface

The CPSGMII receive (RX) interface converts the encoded receive input (RX_ENC) from the SERDES into the required CPGMAC GMII signals.

2.18.2 Transmit Interface

The CPSGMII transmit (Tx) interface converts the CPGMAC GMII input data in to the required encoded transmit outputs (TX_ENC). The CPGMAC does not source the transmit error signal. Any transmit frame from the CPGMAC with an error (ie. Underrun) will be indicated as an error by an error CRC. Transmit error is assumed to be zero at all times and is not input to the CPSGMII module. In 10/100 mode, the GMII_MTXD(7:0) data bus uses only the lower nibble. Any packet in transmission from the CPGMAC while the link signal is deasserted will be ignored. Only packets that begin after the rising edge of link will be transferred.

2.18.3 Loopback


The loopback bit in the CONTROL register enables the SGMII loopback mode. When loopback is asserted, transmit is internally connected to receive. This is digital loopback (before the SERDES) from the CPSGMII transmit to the CPSGMII receive. The transmit clock TX_CLK input is used for transmit and receive clocking when loopback is asserted. The rt_soft_reset bit in the SOFT_RESET register is used to reset the transmit and receive logic when switching to and from loopback mode. The sequence for entering or exiting the loopback mode is shown below:

- 1. Clear to zero the mr_an_enable bit in the CONTROL register.
- 2. Write to one the rt_soft_reset bit in the SOFT_RESET register.
- 3. Write to one the loopback bit in the CONTROL register.
- 4. Write to zero the rt_soft_reset bit in the SOFT_RESET register.

2.18.4 SGMII Mode - CPGMAC to PHY

Figure 11 shows the SGMII mode of operation.

Figure 11. CPGMAC to PHY Interface



The following setup shows the CPSGMII setup for this mode of operation:

- Setup the CPSGMII and enable auto-negotiation: MR_ADV_ABILITY = 0x1 /* MAC to PHY config register */ CONTROL = 0x1 /* Enable auto-negotiation, slave mode */
- Poll the STATUS register to determine when auto-negotiation is complete without error. The AN_ERROR bit in the STATUS register will be set if the mode was commanded to be half-duplex gigabit.
- 3. Setup the CPGMAC as shown in the CPGMAC specification. The **EXTEN** bit in the **MACCONTROL** register must be enabled to allow the speed and duplexity to be set by the signals from the CPSGMII.

2.19 SERDES Macro and Configurations

The SERDES macro is a self-contained macro that includes transmitter (TX), receiver (RX), phase-lockedloop (PLL), clock recovery, serial-to-parallel (S2P), and parallel-to-serial (P2S) blocks. The internal PLL multiplies a user-supplied reference clock. All loop filter components of the PLL are on-chip. Likewise, the differential TX and RX buffers contain on-chip termination resistors. The only off-chip component requirement is for DC blocking capacitors.

2.19.1 Enabling the PLL

The SERDES has a built-in PLL, which is used for the clock recovery circuitry. The PLL is responsible for clock multiplication of a slow-speed reference clock. This reference clock has no timing relationship to the serial data and is asynchronous to any CPU system clock. It is extremely important to have a good quality reference clock and to isolate it, and the PLL, from all noise sources. Since SGMII requires 8-bit/10-bit encoded data, the 8-bit mode of the SERDES PLL is not to be used.

The SERDES macro is configured with the auxiliary configuration (AUX_CFG), transmit configuration (TX_CFG), and receive configuration (RX_CFG) registers. To enable the internal PLL, the ENPLL bit of the auxiliary configuration register must be set (see Section 4.10). After setting this bit, it is necessary to allow 1 μ s for the regulator to stabilize. Thereafter, the PLL will take no longer than 200 reference clock cycles to lock to the required frequency.

The SGMII interface is an industry standard and it only supports the line rate of standard 1.25 Gbps.

Based on the MPY value, the line rate versus PLL output clock frequency can be calculated. This is summarized in Table 9.

Rate (1)	Line Rate	PLL Output Frequency	RATESCALE
Full	× Gbps	0.5x GHz	0.5
Half	× Gbps	x GHz	1
Quarter	× Gbps	2x GHz	2
	RIOSGMIICLK and RIOSGMIICL	$\overline{K}_{FREQ} = \frac{LINERATE \times SCALEF}{MPY}$	ATE

Table 9. Line Rate versus PLL Output Clock Frequency

⁽¹⁾ The rate is defined by the RATE bits of the receive configuration register and the transmit configuration register, respectively.

The primary operating frequency of the SERDES macro is determined by the reference clock frequency and PLL multiplication factor. However, to support lower frequency applications, each receiver and transmitter can also be configured to operate at a half or quarter of this rate via the RATE bits of the receive configuration (RX_CFG) and transmit configuration (TX_CFG) registers as described in Table 10.

RATE Bit	Description
00b	Full rate. Two data samples taken per PLL output clock cycle.
01b	Half rate. One data sample taken per PLL output clock cycle.
10b	Quarter rate. One data sample taken for every two PLL output clock cycles.
11b	Reserved.

Table 10. Effect of Rate Control Bits

Table 11 shows the frequency range versus the multiplication factor (MPY).

	RIOSGMIICLK and RIOSGMIICLK Range		Line Rate Range (Gbp	s)
MPY	(MHz)	Full	Half	Quarter
4x	250 - 425	2 - 3.4	1 - 1.7	0.5 - 0.85
5x	200 - 425	2 - 4.25	1 - 2.125	0.5 - 1.0625
6x	167 - 354.167	2 - 4.25	1 - 2.125	0.5 - 1.0625
8x	125 - 265.625	2 - 4.25	1 - 2.125	0.5 - 1.0625
10x	100 - 212.5	2 - 4.25	1 - 2.125	0.5 - 1.0625
12x	83.33 - 177.08	2 - 4.25	1 - 2.125	0.5 - 1.0625
12.5x	80 - 170	2 - 4.25	1 - 2.125	0.5 - 1.0625
15x	66.67 - 141.67	2 - 4.25	1 - 2.125	0.5 - 1.0625
20x	50 - 106.25	2 - 4.25	1 - 2.125	0.5 - 1.0625
25x	40 - 85	2 - 4.25	1 - 2.125	0.5 - 1.0625

Table 11. Frequency Range versus MPY Value

2.19.2 Enabling Transmitter

To enable a transmitter for serialization, the ENTX bit of the associated transmit configuration (TX_CFG) registers must be set high. When ENTX is low, all digital circuitry within the transmitter is disabled and clocks will be gated off, with the exception of the transmit clock (TXBCLK[n]) output, which will continue to operate normally. All current sources within the transmitter are fully powered down, with the exception of the current mode logic (CML) driver (see Section 4.8).

2.19.3 Enabling Receiver

To enable a receiver for deserialization, the ENRX bit of the associated receive configuration (RX_CFG) registers must be set high. The receive configuration (RX_CFG) register is shown in Section 4.9. When ENRX is low, all digital circuitry within the receiver is disabled and clocks are gated off. All current sources within the receiver are fully powered down. Loss of signal power down is independently controlled via the LOS bits of receive configuration register. When enabled, the differential signal amplitude of the received signal is monitored. Whenever loss of signal is detected, the clock recovery algorithm is frozen to prevent the phase and frequency of the recovered clock from being modified by low-level signal noise.

The clock recovery algorithms listed in the CDR bits operate to adjust the clocks used to sample the received message so that the data samples are taken midway between data transitions. The second order algorithm can be optionally disabled and both algorithms can be configured to optimize their dynamics. Both algorithms use the same basic technique for determining whether the sampling clock is ideally placed and, if not, whether it needs to be moved earlier or later. When two contiguous data samples are different, the phase sample between the two is examined. Eight data samples and nine phase samples are taken with each result counted as a vote to move the sample point either earlier or later. These eight data bits constitute the voting window. The eight votes are then counted and an action to adjust the position of the sampling clock occurs, if there is a majority of early or late votes. The first order algorithm makes a single-phase adjustment per majority vote. The second order algorithm acts repeatedly according to the net difference between early and late majority votes, thereby, adjusting for the rate of change of phase.



Setting the ALIGN field to 01 enables alignment to the K28 comma symbols included in the 8b:10b data encoding scheme defined by the IEEE and employed by numerous transmission standards. For systems that cannot use comma-based symbol alignment, the single-bit alignment jog capability provides a means to control the symbol realignment features of the receiver directly from logic implemented in the ASIC core. This logic can be designed to support whatever alignment detection protocol is required.

The EQ bits allow for enabling and configuring the adaptive equalizer incorporated in all of the receive channels, which can compensate for channel insertion loss by attenuating the low-frequency components with respect to the high-frequency components of the signal, thereby, reducing inter-symbol interference.

Above the zero frequency, the gain increases at 6 dB/octave until it reaches the high-frequency gain. When enabled, the receiver equalization logic analyzes data patterns and transition times to determine whether the low-frequency gain of the equalizer should be increased or decreased. For the fully adaptive setting (EQ = 0001), if the low frequency gain reaches the minimum value, the zero frequency is then reduced. Likewise, if it reaches the maximum value, the zero frequency is then increased. This decision logic is implemented as a voting algorithm with a relatively long analysis interval. The slow time constant that results reduces the probability of incorrect decisions but allows the equalizer to compensate for the relatively stable response of the channel.

- No adaptive equalization. The equalizer provides a flat response at the maximum gain. This setting may be appropriate if jitter at the receiver occurs predominantly as a result of crosstalk rather than frequency-dependent loss.
- Fully adaptive equalization. Both the low frequency gain and zero position of the equalizer are determined algorithmically by analyzing the data patterns and transition positions in the received data. This setting should be used for most applications.
- Partially adaptive equalization. The low-frequency gain of the equalizer is determined algorithmically by analyzing the data patterns and transition positions in the received data. The zero position is fixed in one of eight zero positions. For any given application, the optimal setting is a function of the loss characteristics of the channel and the spectral density of the signal as well as the data rate, which means it is not possible to identify the best setting by data rate alone. Although, generally speaking, the lower the line rate, the lower the zero frequency that is required.



2.20 MAC Address

The MAC address for the TCI6487/88 device is derived from EFUSE. There are two registers reserved for holding these values, MACID1 and MACID2.

All bits of these registers are initialized by EFUSE. The register is also reset on any chip-level reset to the values from EFUSE. The registers are read/write. The register could get overwritten by software during the boot process. Details of the MACID1 and MACID2 registers are shown in Figure 12 and Figure 13 and described in Table 12 and Table 13, respectively.

Figure 12. MACID1 Register


31		0
	MACID[31:0]	
	R/W-x	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. MACID1 Register Field Descriptions

Bit	Field	Value	Description
31-0	MACID[31:0]		MAC ID. For the TCI6487/88 device, a range is assigned where the MSBs of this MAC ID are fixed:
			 The LSB of this value must always be 0. Therefore, each MAC address is always a multiple of two.
			• Each device consumes 3 MAC addresses. Only one is stored here, but it should be assumed that the value stored here is for GEM0, this value + 2 is for GEM1, and this value + 4 is for GEM2.
			 When programming devices in succession, because of the above two rules, the number programmed in this field will be incremented by 6 from device to device.

Figure 13. MACID2 Register



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 13. MACID2 Register Field Descriptions

Bit	Field	Value	Description	
31-24	CRC		Checksum. This bit is meant for PE to use as a checksum.	
23-18	Reserved		Reserved. This bit is reserved for future use. It can be set to all 0s.	
17	FLOW		MAC Flow Control	
		0	Off	
		1	On	
16	BCAST		Default multi-broadcast reception	
		0	Broadcast	
		1	Disable	



Bit	Field	Value	Description
15-0	MACID[47:32]		MAC ID. For the TCI6487/88 device, a range is assigned where the MSBs of this MAC ID are fixed:
			 The LSB of this value must always be 0. Therefore, each MAC address is always a multiple of two.
			 Each device consumes 3 MAC addresses. Only one is stored here, but it should be assumed that the value stored here is for GEM0, this value + 2 is for GEM1, and this value + 4 is for GEM2.
			 When programming devices in succession, because of the above two rules, the number programmed in this field will be incremented by 6 from device to device.

Table 13. MACID2 Register Field Descriptions (continued)

2.21 Power Management

The Powersaver module integrated in this device allows the clock going to different peripherals to be shut down when that peripheral is not being used. For more information on the power conservation modes available for the EMAC/MDIO peripheral, see the device-specific data manual.

2.22 Emulation Considerations

EMAC emulation control is implemented for compatibility with other peripherals. The SOFT and FREE bits from the EMCONTROL register allow EMAC operation to be suspended.

When the emulation suspend state is entered, the EMAC will stop processing receive and transmit frames at the next frame boundary. Any frame currently in reception or transmission will be completed normally without suspension. For transmission, any complete or partial frame in the transmit cell FIFO will be transmitted. For receive, frames that are detected by the EMAC after the suspend state is entered are ignored. No statistics will be kept for ignored frames.

Table 14 shows how the SOFT and FREE bits affect the operation of the emulation suspend.

SOFT	FREE	Description
0	0	Normal operation
1	0	Emulation suspend
Х	1	Normal operation

Table 14. Emulation Control

3 EMAC Subsystem SGMII Registers

3.1 Introduction

Table 15 lists the memory-mapped registers for the EMAC Control Module. For the memory address of these registers, see the device-specific data manual.

Slave VBUS Address	Acronym	Register Description	See
0x00	IDVER	Identification and Version Register	Section 3.2
0x04	SOFT_RESET	Soft Reset Register	Section 3.3
0x08	EM_CONTROL	Emulation Control	Section 3.4
0x0C	INT_CONTROL	Interrupt Control	Section 3.5
0x10	C0_RX_THREST_EN	Core 0 Receive Threshold Interrupt Enable Register	Section 3.6
0x14	C0_RX_EN	Core 0 Receive Interrupt Enable Register	Section 3.7
0x18	C0_TX_EN	Core 0 Transmit Interrupt Enable Register	Section 3.8
0x1C	C0_MISC_EN	Core 0 Misc Interrupt Enable Register	Section 3.9
0x20	C1_RX_THRESH_EN	Core 1 Receive Threshold Interrupt Enable Register	Section 3.6
0x24	C1_RX_EN	Core 1 Receive Interrupt Enable Register	Section 3.7
0x28	C1_RX_EN	Core 1 Transmit Interrupt Enable Register	Section 3.8
0x2C	C1_MISC_EN	Core 1 Misc Interrupt Enable Register	Section 3.9
0x30	C2_RX_THRESH_EN	Core 2 Receive Threshold Interrupt Enable Register	Section 3.6
0x34	C2_RX_EN	Core 2 Receive Interrupt Enable Register	Section 3.7
0x38	C2_RX_EN	Core 2 Transmit Interrupt Enable Register	Section 3.8
0x3C	C2_MISC_EN	Core 2 Misc Interrupt Enable Register	Section 3.9
0x40	C0_RX_THRESH_STAT	Core 0 Receive Threshold Masked Interrupt Status Register	Section 3.10
0x44	C0_RX_STAT	Core 0 Receive Interrupt Masked Interrupt Status Register	Section 3.11
0x48	C0_TX_STAT	Core 0 Transmit Interrupt Masked Interrupt Status Register	Section 3.12
0x4C	C0_MISC_STAT	Core 0 Misc Interrupt Masked Interrupt Status Register	Section 3.13
0x50	C1_RX_THRESH_STAT	Core 1 Receive Threshold Masked Interrupt Status Register	Section 3.10
0x54	C1_RX_STAT	Core 1 Receive Masked Interrupt Status Register	Section 3.11
0x58	C1_TX_STAT	Core 1 Transmit Masked Interrupt Status Register	Section 3.12
0x5C	C1_MISC_STAT	Core 1 Misc Masked Interrupt Status Register	Section 3.13
0x60	C2_RX_THRESH_STAT	Core 2 Receive Threshold Masked Interrupt Status Register	Section 3.10
0x64	C2_RX_STAT	Core 2 Receive Masked Interrupt Status Register	Section 3.11
0x68	C2_TX_STAT	Core 2 Transmit Masked Interrupt Status Register	Section 3.12
0x6C	C2_MISC_STAT	Core 2 Misc Masked Interrupt Status Register	Section 3.13
0x70	C0_RX_IMAX	Core 0 Receive Interrupts Per Millisecond	Section 3.14
0x74	C0_TX_IMAX	Core 0 Transmit Interrupts Per Millisecond	Section 3.15
0x78	C1_RX_IMAX	Core 1 Receive Interrupts Per Millisecond	Section 3.14
0x7C	C1_TX_IMAX	Core 1 Transmit Interrupts Per Millisecond	Section 3.15
0x80	C2_RX_IMAX	Core 2 Receive Interrupts Per Millisecond	Section 3.14
0x84	C2_TX_IMAX	Core 2 Transmit Interrupts Per Millisecond	Section 3.15

Table 15. EMAC Control Module Registers

The following sections describe the slave registers in ascending address order. The state of each register after reset is shown. The type of each register bit or field is identified using the following key:

- R = Read only. A readable bit or field.
- R/W = Read/Write

3.2 Identification and Version Register (IDVER)

The identification and version register is shown in Figure 14 and described in Table 16.

Figure 14. Identification and Version Register (IDVER)

		-				• • •	
31							16
				CPGMACS	S_S_IDENT		
				R-	2D		
15		11	10	8	7		0
	RLT_VER		MAJ	_VER		MINOR_VER	
	R-1		R	-1		R-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. Identification and Version Register (IDVER) Field Descriptions

Bit	Field	Value	Description
31-16	CPGMACSS_S_IDENT		CPGMACSS_S_Identification Value
15-11	CPGMACSS_S_RLT_VER		CPGMACSS_S_RTL_Version_Value
10-8	CPGMACSS_S_MAJ_VER		CPGMACSS_S_Major_Version Value
7-0	CPGMACSS_S_MINOR_VER		CPGMACSS_S_Minor_Version_Value

3.3 Software Reset Register (SOFT_RESET)

The software reset register is shown in Figure 15 and described in Table 17.

Figure 15. Software Reset Register (SOFT_RESET)

31			16
	Reserved		
	R-0		
15		1	0
	Reserved		SOFT_RESET
	R-0		R/W-0
	Dood only n volue ofter report		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. Software Reset Register (SSOFT_RESET) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved		Reserved - read as zero
0	SOFT_RESET		Software reset - Writing a one to this bit causes the CPGMACSS_S logic to be reset (INT, REGS, CPPI). Software reset occurs on the clock following the register bit write.

3.4 Emulation Control Register (EM_CONTROL)

The emulation control register is shown in Figure 16 and described in Table 18.

Figure 16. Emulation Control Register (EM_CONTROL)

31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		SOFT	FREE
	R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. Emulation Control Register (EM_CONTROL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved - read as zero
1	SOFT		Emulation soft bit
0	FREE		Emulation free bit

3.5 Interrupt Control Register (INT_CONTROL)

The interrupt control register is shown in Figure 17 and described in Table 19.

		Figure 17. Interrupt Contro	i Register	(INT_CONTROL)	
31	30		22	21	16
		Reserved		INT_PACE_EN	
		R-0		R/W-0	
15	12	11			0
	Reserved		INT_PR	ESCALE	
	R-0		R/\	V-0	

Eiguro 17 Interrupt Control Pagistor (INT CONTROL)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. Interrupt Control Register (INT_CONTROL) Field Descriptions

Bit	Field	Value	Description
31-22	Reserved		Reserved - read as zero
21-16	INT_PACE_EN		Interrupt Pacing Enable Bus
		0	Enables C0_RX_PULSE Pacing (0 is pacing bypass)
		1	Enables C0_TX_PULSE Pacing (0 is pacing bypass)
		2	Enables C1_RX_PULSE Pacing (0 is pacing bypass)
		3	Enables C1_TX_PULSE Pacing (0 is pacing bypass)
		4	Enables C2_RX_PULSE Pacing (0 is pacing bypass)
		5	Enables C2_TX_PULSE Pacing (0 is pacing bypass)
15-12	Reserved		Reserved - read as zero
11-0	INT_PRESCALE		Interrupt counter prescaler - the number of CPUCLK/6 periods in 4us.

3.6 Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN)

The core 0/1/2 receive threshold enable register is shown in Figure 18 and described in Table 20.



C0/1/2_RX_THRESH_EN R/W-0

	Figure 18. Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN)	
31		16
	Reserved	
	R-0	
15	8 7	0

Reserved R-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 20. Core 0/1/2 Receive Threshold Enable Register (C0/1/2_RX_THRESH_EN) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_RX_ THRESH_EN		Core 0/1/2 Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on C0/1/2_RX_THRESH_PULSE.

3.7 Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN)

The core 0/1/2 receive enable register is shown in Figure 19 and described in Table 21.

Figure 19. Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN)

31					16
		Rese	erved		
		R	-0		
15		8	7		0
	Reserved			C0/1/2_RX_EN	
	R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 21. Core 0/1/2 Receive Enable Register (C0/1/2_RX_EN) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_RX_EN		Core 0/1/2 Receive Enable - Each bit in this register corresponds to the bit in the receive interrupt that is enabled to generate an interrupt on C0/1/2_RX_PULSE.




EMAC Subsystem SGMII Registers

3.8 Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN)

The core 0/1/2 transmit enable register is shown in Figure 20 and described in Table 22.

Figure 20. Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN)



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset


Table 22. Core 0/1/2 Transmit Enable Register (C0/1/2_TX_EN) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_TX_EN		Core 0/1/2 Transmit Enable - Each bit in this register corresponds to the bit in the receive interrupt that is enabled to generate an interrupt on C0/1/2_TX_PULSE.

3.9 Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN)

The core 0/1/2 miscelleaneous enable register is shown in Figure 21 and described in Table 23.

Figure 21. Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN)



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 23. Core 0/1/2 Misc Enable Register (C0/1/2_MISC_EN) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_MISC_EN		Core 0/1/2 Misc Enable - Each bit in this register corresponds to the bit in the miscellaneous interrupt(stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on C0/1/2_MISC_PULSE.

3.10 Core0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT)

The core 0/1/2 receive threshold status register is shown in Figure 22 and described in Table 24.

Figure 22. Core 0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT)

31				16
	Rese	erved		
	R	-0		
15	8	7		0
Reserved			C0/1/2_RX_THRESH_STAT	
R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 24. Core 0/1/2 Receive Threshold Status Register (C0/1/2_RX_THRESH_STAT) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_RX_ THRESH_STAT		Core 0/1/2 Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on C0/1/2_RX_THRESH_PULSE.

3.11 Core0/1/2 Receive Status Register (C0/1/2_RX_STAT)

The core 0/1/2 receive status register is shown in Figure 23and described in Table 25.

Figure 23. Core 0/1/2 Receive Status Register (C0/1/2_RX_STAT)

31					16
		Rese	erved		
		R	-0		
15		8	7		0
	Reserved			C0/1/2_RX_STAT	
	R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 25. Core 0/1/2 Receive Status Register (C0/1/2_RX_STAT) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_RX_STAT		Core 0/1/2 Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive interrupt that is enabled and generating an interrupt on C0/1/2_RX_PULSE.

3.12 Core0/1/2 Transmit Status Register (C0/1/2_TX_STAT)

The core 0/1/2 receive transmit status register is shown in Figure 24 and described in Table 26.

Figure 24. Core 0/1/2 Transmit Status Register (C0/1/2_TX_STAT)



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset


Table 26. Core 0/1/2 Transmit Status Register (C0/1/2_TX_STAT) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_TX_STAT		Core 0/1/2 Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the transmit interrupt that is enabled and generating an interrupt on C0/1/2_TX_PULSE.

3.13 Core0/1/2 Misc Status Register (C0/1/2_MISC_STAT)

The core 0/1/2 receive miscellaneous status register is shown in Figure 25 and described in Table 27.

Figure 25. Core 0/1/2 Misc Status Register (C0/1/2_MISC_STAT)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 27. Core 0/1/2 Misc Status Register (C0/1/2_MISC_STAT) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved - read as zero
7-0	C0/1/2_MISC_ STAT		Core 0/1/2 Misc Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the miscellaneous interrupt that is enabled and generating an interrupt on C0/1/2_MISC_PULSE.

3.14 Core0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX)

The core 0/1/2 receive interrupts per millisecond register is shown in Figure 26and described in Table 28.

Figure 26. Core 0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX)



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 28. Core 0/1/2 Receive Interrupts per Millisecond Register (C0/1/2_RX_IMAX) Field Descriptions

Bit	Field	Value	Description
31-6	Reserved		Reserved - read as zero
5-0	C0/1/2_RX_IMAX		Core 0/1/2 Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0/1/2_RX_PULSE if pacing is enabled for this interrupt.

3.15 Core0/1/2 Transmit Interrupts per Millisecond Register (C0/1/2_TX_IMAX)

The core 0/1/2 transmit interrupts per millisecond register is shown in Figure 27and described in Table 29.

Figure 27. Core 0/1/2 TransmitInterrupts per Millisecond Register (C0/1/2_TX_IMAX)

31						16
		Reserved				
		R-0				
15			6	5		0
	Reserved				C0/1/2_TX_IMAX	
	R-0				R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 29. Core 0/1/2 Transmit Interrupts per Millisecond Register (C0/1/2_TX_IMAX) Field Descriptions

Bit	Field	Value	Description
31-6	Reserved		Reserved - read as zero
5-0	C0/1/2_TX_IMAX		Core 0/1/2 Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on C0/1/2_TX_PULSE if pacing is enabled for this interrupt

4 SGMII Registers

4.1 Introduction

Table 30 lists the memory-mapped registers for the SGMII. For the memory address of these registers, see the device-specific data manual.

Slave VBUS Address	Acronym	Register Description	See
0x00	IDVER	Identification and Version Register	Section 4.2
0x04	SOFT_RESET	Soft Reset Register	Section 4.3
0x08-0x0C	Reserved	Reserved	
0x10	CONTROL	Control Register	Section 4.4
0x14	STATUS	Status Register (read only)	Section 4.5
0x18	MR_ADV_ABILITY	Advertised Ability Register	Section 4.6
0x1C	Reserved	Reserved	
0x20	MR_LP_ADV_ABILITY	Link Partner Advertised Ability (read only)	Section 4.7
0x24-0x2C	Reserved	Reserved	
0x30	TX_CFG	Transmit Configuration Output	Section 4.8
0x34	RX_CFG	Receive Configuration Output	Section 4.9
0x38	AUX_CFG	Auxiliary Configuration Output	Section 4.10
0x3C-7F	Reserved	Reserved	

Table 30. SGMII Registers

The following table identifies the read, write, clear, and set abbreviations used in the SGMII registers.

	Table 31.	Read/Write/Clear/Set	Abbreviations
--	-----------	----------------------	---------------

Abbreviation	Description
W	A writeable bit or field
WC	A Write-to-clear bit. Writing a bit of this type with a one will clear the bit to zero. Writing a zero to a bit of this type has no effect.
WS	A Write-to-set bit. Writing a bit of this type with a one will set the bit to one. Writing a zero to a bit of this type has no effect.
R	A readable bit or field

4.2 Identification and Version Register (IDVER)

		9.		munoation			
31							16
				TX_II	DENT		
				R-	-2c		
15		11	10	8	7		0
	RLT_VER		MAJ	VER	MINOR_VER		
	R-0		R	-1	R-0		

Figure 28. Identification and Version Register (IDVER)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 32. Identification and Version Register (IDVER) Field Descriptions

Bit	Field	Value	Description
31-16	TX_IDENT		TX Identification Value
15-11	RLT_VER		RTL Version_Value
10-8	MAJ_VER		Major Version Value
7-0	MINOR_VER		Minor Version_Value

4.3 Software Reset Register (SOFT_RESET)

	Figure 29. Software Reset Register	· (SOFT_RESE	Т)	
31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		RT_SOFT_ RESET	SOFT_RESET
	R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 33. Software Reset Register (SOFT_RESET) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved - read as zero
1	RT_SOFT_RESET		Transmit and Receive Software Reset. Writing a one to this bit causes the CPSGMII transmit and receive logic to be in the reset condition. The reset condition is removed when a zero is written to this bit. This bit is intended to be used when changing between loopback mode and normal mode of operation.
0	SOFT_RESET		Software Reset. Writing a one to this bit causes the CPSGMII logic to be reset. Software reset occurs immediately. This bit reads as a zero.

4.4 Control Register (CONTROL)

		•		U (,		
31							16
	Reserved						
	R-0						
15							8
	Reserved						
	R-0						
7	6	5	4	3	2	1	0
Rese	Reserved		LOOPBACK	Rese	erved	MR_AN_ RESTART	MR_ AN_ ENABLE
R	-0	R/W-0	R/W-0	R/W-0 R-0 R/W-0		R/W-0	R/W-0

Figure 30. Control Register (CONTROL)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 34. Control Register (CONTROL) Field Descriptions

Bit	Field	Value	Description			
31-6	Reserved		Reserved - read as zero			
5	MASTER		Master Mode			
		0	Slave Mode			
		1	Master mode. Set to one for one side of a direct connection. When this bit is set, the control logic uses the MR_ADV_ABILITY register to determine speed and duplexity instead of the MR_LP_ADV_ABILITY register. Master mode allows a CPSGMII direct connection with autonegotiation or with a forced link.			
4	LOOPBACK		Loopback Mode			
		0	Not in internal loopback mode			
		1	Internal loopback mode. The transmit clock (TX_CLK) is used for transmit and receive.			
3-2	Reserved		Reserved			
1	MR_AN_RESTART		Auto-Negotiation Restart. Writing a one and then a zero to this bit causes the auto-negotiation process to be restarted.			
0	MR_AN_ENABLE		Auto-Negotiation Enable. Writing a one to this bit enables the auto-negotiation process.			

4.5 Status Register (STATUS)

		i igule 51. Stat	us negisier (51A103)		
31						16
		Res	erved			
		F	8-0			
15						8
		Res	erved			
		F	8-0			
7	5	4	3	2	1	0
	Reserved	LOCK	Reserved	MR_AN_ COMPLETE	AN_ ERROR	LINK
	R-0	R-0	R-0	R-0	R-0	R-0

Figure 31. Status Register (STATUS)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35. Status Register (STATUS) Field Descriptions

Bit	Field	Value	Description
31-5	Reserved		Reserved
4	LOCK		Lock. This is the LOCK input pin.
3	Reserved		Reserved
2	MR_AN_COMPLETE		Auto-negotiation complete. This value is not valid until the lock status bit is asserted.
		0	Auto-negotiation is not complete.
		1	Auto-negotiation is completed.
1	AN_ERROR		Auto-negotiation error. An auto-negotiation error occurs when half-duplex gigabit is commanded. This value is not valid until the lock status bit is asserted.
		0	No auto-negotiation error.
		1	Auto-negotiation error.
0	LINK		Link indicator - This value is not valid until the lock status bit is asserted.
		0	Link is not up.
		1	Link is up.

SGMII Registers

Advertised Ability Register (MR_ADV_ABILITY) 4.6

31		16
	Reserved	
	R-0	
15		0
	MR_ADV_ABILITY	
	R/W-0	

Figure 32. Advertised Ability Register (MR ADV ABILITY)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 36. Advertised Ability Register (MR_ADV_ABILITY) Field Descriptions

Bit	Field	Value	Description
31-6	Reserved		Reserved - read as zero
15-0	MR_ADV_ ABILITY		Advertised Ability. In SGMII mode, this value corresponds to the tx_config_reg[15:0] register value in the Serial-GMII specification.

Table 37. SGMII Mode

TX_CONFIG_REG[15:0]	MAC	РНҮ
15	Link 0 = Link down. 1 = Link is up.	0
14	Auto-negoitation acknowledge	1
13	0	0
12	Duplex mode 0 = Half-duplex mode. 1= Fuill duplex mode	0
11:10	Speed 10 - gig 01 - 100 mbit 00 - 10 mbit	00
9:1	0	0
0	1	1

4.7 Link Partner Advertised Ability Register (MR_LP_ADV_ABILITY)

	Figure 33. Link Partner Advertised Ability Register MR_LP_ADV_ABILITYMr_Lp_Adv_Ability)	
31	16	3
	Reserved	
	R-0	
15	0)
	MR_LP_ADV_ABILITY	
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 38. Link Partner Advertised Ability Register (MR_LP_ADV_ABILITY) Field Descriptions

Bit	Field	Value	Description
31-6	Reserved		Reserved - read as zero
15-0	MR_LP_ADV_ ABILITY		Link Partner Advertised Ability. readable when auto-negotiation is complete. In SGMII mode, this value corresponds to the tx_config_reg [15:0] register value in the Serial-GMII specification.

4.8 Transmit Configuration Register (TX_CFG)

Note: For the recommended value of the SGMII Transmit Configuration, see the *TMS320TCI6488* SERDES Implementation Guidelines (SPRAAG7).

31 24 Reserved R-0 23 17 16 Reserved ENFTP R/W-0 R-0 8 15 12 11 9 SWING DE СМ R/W-0 R/W-0 R/W-0 7 2 0 6 5 4 1 INVPAIR RATE BUSWIDTH Reserved ENTX R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Figure 34. Transmit Configuration Register (TX_CFG)

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 39. Transmit Configuration Register (TX_CFG) Field Descriptions

Bit	Field	Value	Description
31-17	Reserved	0	These read-only bits return 0s when read.
16	ENFTP	1	Enables fixed-phase relationship of transmit input clock with respect to transmit output clock. The only valid value for this field is 1b; all other values are reserved.
15-12	DE	0000b- 1111b	De-emphasis. Selects one of 15 output de-emphasis settings from 4.76 to 71.42%. De-emphasis provides a means to compensate for high frequency attenuation in the attached media. It causes the output amplitude to be smaller for bits that are not preceded by a transition than for bits that are (see Table 40).
11-9	SWING	000b- 111b	Output swing. Selects one of 8 output amplitude settings between 125 and 1250 mV _{dfpp} (see Table 41).
8	СМ		Common mode. Adjusts the common mode to suit the termination at the attached receiver.
		0	Normal common mode. Common mode not adjusted.
		1	Raised Common Mode. Helpful in preventing signal distortion at SWING amplitudes over 750 mV.
7	INVPAIR		Invert polarity. Inverts the polarity of TXP and TXN.
		0	Normal polarity. TXP is considered to be positive data and TXN negative.
		1	Inverted polarity. TXP is considered to be negative data and TXN positive.
6-5	RATE		Operating rate. Selects full-, half-, or quarter-rate operation.
		00b	Full-line rate is PLL rate
		01b	Half-line rate is 1/2 PLL rate
		10b	Quarter-line rate is 1/4 PLL rate
		11b	Reserved
4-2	BUSWIDTH	000b	Bus width. Always write 000b to this field, to indicate a 10-bit-wide parallel bus to the clock. All other values are reserved.
1	Reserved	0	Always write 0 to this reserved bit.
0	ENTX		Enable Transmitter
		0	Disable this transmitter.
		1	Enable this transmitter.

TEXAS INSTRUMENTS

www.ti.com

Table 40. DE Bits

	Amplitude	Reduction
DE Bits	%	dB
0000b	0	0
0001b	4.76	-0.42
0010b	9.52	-0.87
0011b	14.28	-1.34
0100b	19.04	-1.83
0101b	23.80	-2.36
0110b	28.56	-2.92
0111b	33.32	-3.52
1000b	38.08	-4.16
1001b	42.85	-4.86
1010b	47.61	-5.61
1011b	52.38	-6.44
1100b	57.14	-7.35
1101b	61.90	-8.38
1110b	66.66	-9.54
1111b	71.42	-10.87

Table 41. SWING Bits

SWING Bits	Amplitude (mV _{dfpp})
000b	125
001b	250
010b	500
011b	625
100b	750
101b	1000
110b	1125
111b	1250

Receive Configuration Register (RX_CFG) 4.9

Note: For the recommended value of the SGMII Receive Configuration, see the TMS320TCI6488 SERDES Implementation Guidelines (SPRAAG7).

		Figure 3	b. Recei	ve Coi	nfigurat	ion Reg	jister (RX_C	FG)			
31		26	25	24	23	22		19	18	17	16
	Reserved		Res	Reserved Rsvd		EQ	CDR				
	R-0		R/	R/W-0 R-0		R/W-0	R/W-0				
15	14	13	1	2	1	1	10				3
LOS ALI			LIGN	IGN Reserved				TERM			
R/W-0 R/			/W-0		R	-0 R/W-0					
7	6	5		4			2		1	C)
INVPAIR	RA	ATE	E			/IDTH		Res	erved	EN	RX
R/W-0	R/W-0				R/V	V-0		R/	W-0	R/V	V-0

Figure 35 Paceive Configuration Pagister (PX_CEG)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 42. Receive Configuration Register (RX_CFG) Field Descriptions

Bit	Field	Value	Description
31-26	Reserved	000000 b	These read-only bits return 0s when read.
25-24	Reserved	00b	Always write 0s to these reserved bits.
23	Reserved	0	This read-only bit returns 0 when read.
22-19	EQ	0000b- 1111b	Equalizer. Enables and configures the adaptive equalizer to compensate for loss in the transmission media. For the selectable values, see Table 43.
18-16	CDR		Clock/data recovery. Configures the clock/data recovery algorithm.
		000b	First order. Phase offset tracking up to ±488 ppm.
		001b	Second order. Highest precision frequency offset matching but poorest response to changes in frequency offset, and longest lock time. Suitable for use in systems with fixed frequency offset.
		010b	Second order. Medium precision frequency offset matching, frequency offset change response, and lock time
		011b	Second order. Best response to changes in frequency offset and fastest lock time, but lowest precision frequency offset matching. Suitable for use in systems with spread spectrum clocking.
		100b	First order with fast lock. Phase offset tracking up to \pm 1953 ppm in the presence of10101010 training pattern and \pm 448 ppm, otherwise.
		101b	Second order with fast lock. As per setting 001, but with improved response to changes in frequency offset when not close to lock.
		110b	Second order with fast lock. As per setting 010, but with improved response to changes in frequency offset when not close to lock.
		111b	Second order with fast lock. As per setting 011, but with improved response to changes in frequency offset when not close to lock.
15-14	LOS		Loss of signal. Enables loss of signal detection with 2 selectable thresholds.
		00b	Disabled. Loss of signal detection disabled.
		01b	High threshold. Loss of signal detection threshold in the range 85 to 195 mV_{dfpp} . This setting is suitable for Infiniband.
		10b	Low threshold. Loss of signal detection threshold in the range 65 to 175 mV _{dtpp} . This setting is suitable for PCI-E and S-ATA.
		11b	Reserved

Table 42. Receive Configuration Register (RX_CFG) Field Descriptions (continued)

Bit	Field	Value	Description
13-12	ALIGN		Symbol alignment. Enables internal or external symbol alignment.
		00b	Alignment disabled. No symbol alignment will be performed while this setting is selected, or when switching to this selection from another.
		01b	Comma alignment enabled. Symbol alignment will be performed whenever a misaligned comma symbol is received.
		10b	Alignment jog. The symbol alignment will be adjusted by one bit position when this mode is selected (that is, the ALIGN value changes from 0xb to 1xb).
		11b	Reserved
11	Reserved	0	Always write 0 to this reserved bit.
10-8	TERM	001b	Input termination. The only valid value for this field is 001b. This value sets the common point to 0.8 V_{DDT} and supports AC coupled systems using CML transmitters. The transmitter has no effect on the receiver common mode, which is set to optimize the input sensitivity of the receiver. Common mode termination is via a 50-pF capacitor to V_{SSA} .
7	INVPAIR		Invert polarity. Inverts polarity of RXP and RXN.
		0	Normal polarity. RXP is considered to be positive data and RXN negative.
		1	Inverted polarity. RXP is considered to be negative data and RXN positive.
6-5	RATE		Operating rate. Selects full-, half-, or quarter-rate operation.
		00b	Full-line rate is PLL rate
		01b	Half-line rate is 1/2 PLL rate
		10b	Quarter-line rate is 1/4 PLL rate
		11b	Reserved
4-2	BUSWIDTH	000b	Bus width. Always write 000b to this field, to indicate a 10-bit-wide parallel bus to the clock. All other values are reserved.
1	Reserved	0	Always write 0 to this reserved bit.
0	ENRX		Enable receiver
		0	Disable this receiver.
		1	Enable this receiver.

Table 43. EQ Bits

EQ Bits	Low-Frequency Gain	Zero-Frequency (at e ₂₈ (min))
0000b	Maximum	-
0001b	Adaptive	Adaptive
001xb	Pa	
01xxb	Ke	eserved
1000b	Adaptive	1084 MHz
1001b		805 MHz
1010b		573 MHz
1011b		402 MHz
1100b		304 MHz
1101b		216 MHz
1110b		156 MHz
1111b		135 MHz

4.10 Auxiliary Configuration Register (AUX_CFG)

		i iguie oo. /	чилти	.,	nguruno	ii itegistei		,		
31										16
				Rese	erved					
					-					
15		10	9	8	7	5	4		1	0
	Reserved		L	.B	Re	served		MPY		ENPLL
	-		R/	/W		-		R/W		R/W

Figure 36. Auxiliary Configuration Register (AUX_CFG)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 44. Auxiliary Configuration Register (AUX_CFG) Field Descriptions

Bit	Field	Value	Description
31-10	Reserved		Reserved
9-8	LB		Loop bandwidth. Specifies loop bandwidth settings. Jitter on the reference clock degrades both the transmit eye and receiver jitter tolerance, thereby, impairing system performance. Performance of the integrated PLL can be optimized according to the jitter characteristics of the reference clock via the LB field.
		00b	Frequency-dependent bandwidth. The PLL bandwidth is set to a twelfth of the frequency of RIOSGMIICLK/RIOSGMIICLK. This setting is suitable for most systems that input the reference clock via a low-jitter input cell and is required for standards compliance.
		01b	Reserved
		10b	Low bandwidth. The PLL bandwidth is set to a twentieth of the frequency of RIOSGMIICLK/RIOSGMIICLK or 3 MHz, whichever is larger. In systems where the reference clock is directly input via a low-jitter input cell, but is of lower quality, this setting may offer better performance. It reduces the amount of reference clock jitter transferred through the PLL. However, it also increases the susceptibility to loop noise generated within the PLL itself. It is difficult to predict whether the improvement in the former will more than offset the degradation in the latter.
		11b	High bandwidth. The PLL bandwidth is set to an eighth of the frequency of RIOSGMIICLK/RIOSGMIICLK. This is the setting appropriate for systems where the reference clock is cleaned through an ultra-low-jitter LC-based PLL. Standards compliance will be achieved even if the reference clock input to the cleaner PLL is outside the specification for the standard.
7-5	Reserved		Reserved



Bit	Field	Value	Description
4-1	MPY		PLL multiply. Selects PLL multiply factors between 4 and 25
		0000b	4x
		0001b	5x
		0010b	6x
		0011b	Reserved
		0100b	8x
		0101b	10x
		0110b	12x
		0111b	12.5x
		1000b	15x
		1001b	20x
		1010b	25x
		1011b	Reserved
		1100b	Reserved
		1111b	Reserved
		xxxxb	Reserved
0	ENPLL		Enabe PLL
		0	PLL disabled
		1	PLL enabled

Table 44. Auxiliary Configuration Register (AUX_CFG) Field Descriptions (continued)

5 EMAC Port Registers

5.1 Introduction

Table 45 lists the memory-mapped registers for the Ethernet Media Access Controller (EMAC). For the memory address of these registers, see the device-specific data manual.

	Table 45. Ethernet Media Access Controller (EMAC) Registers								
Offset	Acronym	Register Description	See						
0x0	TXIDVER	Transmit Identification and Version Register	Section 5.2						
0x4	TXCONTROL	Transmit Control Register	Section 5.3						
0x8	TXTEARDOWN	Transmit Teardown Register	Section 5.4						
0x10	RXIDVER	Receive Identification and Version Register	Section 5.5						
0x14	RXCONTROL	Receive Control Register	Section 5.6						
0x18	RXTEARDOWN	Receive Teardown Register	Section 5.7						
0x80	TXINTSTATRAW	Transmit Interrupt Status (Unmasked) Register	Section 5.8						
0x84	TXINTSTATMASKED	Transmit Interrupt Status (Masked) Register	Section 5.9						
0x88	TXINTMASKSET	Transmit Interrupt Mask Set Register	Section 5.10						
0x8c	TXINTMASKCLEAR	Transmit Interrupt Clear Register	Section 5.11						
0x90	MACINVECTOR	MAC Input Vector Register	Section 5.12						
0x94	MACEOIVECTOR	MAC End of Interrupt Vector Register	Section 5.13						
0xa0	RXINTSTATRAW	Receive Interrupt Status (Unmasked) Register	Section 5.14						
0xa4	RXINTSTATMASKED	Receive Interrupt Status (Masked) Register	Section 5.15						
0xa8	RXINTMASKSET	Receive Interrupt Mask Set Register	Section 5.16						
0xac	RXINTMASKCLEAR	Receive Interrupt Mask Clear Register	Section 5.17						
0xb0	MACINTSTATRAW	MAC Interrupt Status (Unmasked) Register	Section 5.18						
0xb4	MACINTSTATMASKED	MAC Interrupt Status (Masked) Register	Section 5.19						
0xb8	MACINTMASKSET	MAC Interrupt Mask Set Register	Section 5.20						
0xbc	MACINTMASKCLEAR	MAC Interrupt Mask Clear Register	Section 5.21						
0x100	RXMBPENABLE	Receive Multicast/Broadcast/Promiscuous Channel Enable Register	Section 5.22						
0x104	RXUNICASTSET	Receive Unicast Enable Set Register	Section 5.23						
0x108	RXUNICASTCLEAR	Receive Unicast Clear Register	Section 5.24						
0x10c	RXMAXLEN	Receive Maximum Length Register	Section 5.25						
0x110	RXBUFFEROFFSET	Receive Buffer Offset Register	Section 5.26						
0x114	RXFILTERLOWTHRESH	Receive Filter Low Priority Frame Threshold Register	Section 5.27						
0x120	RX0FLOWTHRESH	Receive Channel 0 Flow Control Threshold Register	Section 5.28						
0x124	RX1FLOWTHRESH	Receive Channel 1 Flow Control Threshold Register	Section 5.28						
0x128	RX2FLOWTHRESH	Receive Channel 2 Flow Control Threshold Register	Section 5.28						
0x12c	RX3FLOWTHRESH	Receive Channel 3 Flow Control Threshold Register	Section 5.28						
0x130	RX4FLOWTHRESH	Receive Channel 4 Flow Control Threshold Register	Section 5.28						
0x134	RX5FLOWTHRESH	Receive Channel 5 Flow Control Threshold Register	Section 5.28						
0x138	RX6FLOWTHRESH	Receive Channel 6 Flow Control Threshold Register	Section 5.28						
0x13c	RX7FLOWTHRESH	Receive Channel 7 Flow Control Threshold Register	Section 5.28						
0x140	RX0FREEBUFFER	Receive Channel 0 Free Buffer Count Register	Section 5.29						
0x144	RX1FREEBUFFER	Receive Channel 1 Free Buffer Count Register	Section 5.29						
0x148	RX2FREEBUFFER	Receive Channel 2 Free Buffer Count Register	Section 5.29						
0x14c	RX3FREEBUFFER	Receive Channel 3 Free Buffer Count Register	Section 5.29						
0x150	RX4FREEBUFFER	Receive Channel 4 Free Buffer Count Register	Section 5.29						
0x154	RX5FREEBUFFER	Receive Channel 5 Free Buffer Count Register	Section 5.29						
0x158	RX6FREEBUFFER	Receive Channel 6 Free Buffer Count Register	Section 5.29						

Table 45. Ethernet Media Access Controller (EMAC) Registers

Offset	Acronym	Register Description	See
0x15c	RX7FREEBUFFER	Receive Channel 7 Free Buffer Count Register	Section 5.29
0x160	MACCONTROL	MAC Control Register	Section 5.30
0x164	MACSTATUS	MAC Status Register	Section 5.31
0x168	EMCONTROL	Emulation Control Register	Section 5.32
0x16c	FIFOCONTROL	FIFO Control Register	Section 5.33
0x170	MACCONFIG	MAC Configuration Register	Section 5.34
0x174	SOFTRESET	Soft Reset Register	Section 5.3
0x1d0	MACSRCADDRLO	MAC Source Address Low Bytes Register	Section 5.36
0x1d4	MACSRCADDRHI	MAC Source Address High Bytes Register	Section 5.37
0x1d8	MACHASH1	MAC Hash Address Register 1	Section 5.38
0x1dc	MACHASH2	MAC Hash Address Register 2	Section 5.39
0x1e0	BOFFTEST	Back Off Test Register	Section 5.40
0x1e4	TPACETEST	Transmit Pacing Algorithm Test Register	Section 5.47
0x1e8	RXPAUSE	Receive Pause Timer Register	Section 5.42
0x1ec	TXPAUSE	Transmit Pause Timer Register	Section 5.43
0x500	MACADDRLO	MAC Address Low Bytes Register, Used in Receive Address Matching	Section 5.44
0x504	MACADDRHI	MAC Address High Bytes Register, Used in Receive Address Matching	Section 5.45
0x508	MACINDEX	MAC Index Register	Section 5.46
0x600	TX0HDP	Transmit Channel 0 DMA Head Descriptor Pointer Register	Section 5.4
0x604	TX1HDP	Transmit Channel 1 DMA Head Descriptor Pointer Register	Section 5.4
0x608	TX2HDP	Transmit Channel 2 DMA Head Descriptor Pointer Register	Section 5.4
0x60c	TX3HDP	Transmit Channel 3 DMA Head Descriptor Pointer Register	Section 5.4
0x610	TX4HDP	Transmit Channel 4 DMA Head Descriptor Pointer Register	Section 5.4
0x614	TX5HDP	Transmit Channel 5 DMA Head Descriptor Pointer Register	Section 5.4
0x618	TX6HDP	Transmit Channel 6 DMA Head Descriptor Pointer Register	Section 5.47
0x61c	TX7HDP	Transmit Channel 7 DMA Head Descriptor Pointer Register	Section 5.47
0x620	RX0HDP	Receive Channel 0 DMA Head Descriptor Pointer Register	Section 5.48
0x624	RX1HDP	Receive Channel 1 DMA Head Descriptor Pointer Register	Section 5.48
0x628	RX2HDP	Receive Channel 2 DMA Head Descriptor Pointer Register	Section 5.48
0x62c	RX3HDP	Receive Channel 3 DMA Head Descriptor Pointer Register	Section 5.48
0x630	RX4HDP	Receive Channel 4 DMA Head Descriptor Pointer Register	Section 5.48
0x634	RX5HDP	Receive Channel 5 DMA Head Descriptor Pointer Register	Section 5.48
0x638	RX6HDP	Receive Channel 6 DMA Head Descriptor Pointer Register	Section 5.48
0x63c	RX7HDP	Receive Channel 7 DMA Head Descriptor Pointer Register	Section 5.48
0x640	TX0CP	Transmit Channel 0 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x644	TX1CP	Transmit Channel 1 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x648	TX2CP	Transmit Channel 2 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x64c	TX3CP	Transmit Channel 3 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x650	TX4CP	Transmit Channel 4 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x654	TX5CP	Transmit Channel 5 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x658	TX6CP	Transmit Channel 6 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49

Table 45. Ethernet Media Access Controller (EMAC) Registers (continued)

Offset	Acronym	Register Description	See
0x65c	TX7CP	Transmit Channel 7 Completion Pointer (Interrupt Acknowledge) Register	Section 5.49
0x660	RX0CP	Receive Channel 0 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x664	RX1CP	Receive Channel 1 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x668	RX2CP	Receive Channel 2 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x66c	RX3CP	Receive Channel 3 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x670	RX4CP	Receive Channel 4 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x674	RX5CP	Receive Channel 5 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x678	RX6CP	Receive Channel 6 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
0x67c	RX7CP	Receive Channel 7 Completion Pointer (Interrupt Acknowledge) Register	Section 5.50
		Network Statistics Registers	
0x200	RXGOODFRAMES	Good Receive Frames	Section 5.51.
0x204	RXBCASTFRAMES	Total number of good broadcast frames received	Section 5.51.2
0x208	RXMCASTFRAMES	Total number of good multicast frames received	Section 5.51.3
0x20c	RXPAUSEFRAMES	Pause Receive Frames Register	Section 5.51.4
0x210	RXCRCERRORS	Total number of frames received with CRC errors	Section 5.51.
0x214	RXALIGNCODEERRORS	Total number of frames received with alignment/code errors	Section 5.51.
0x218	RXOVERSIZED	Total number of oversized frames received	Section 5.51.
0x21c	RXJABBER	Total number of jabber frames received	Section 5.51.8
0x220	RXUNDERSIZED	Total number of undersized frames received	Section 5.51.9
0x224	RXFRAGMENTS	Receive Frame Fragments Register	Section 5.51.1
0x228	RXFILTERED	Filtered Receive Frames	Section 5.51.1
0x22c	RXQOSFILTERED	Received Frames Filtered by QOS	Section 5.51.1
0x230	RXOCTETS	Total number of received bytes in good frames	Section 5.51.1
0x234	TXGOODFRAMES	Total number of good frames transmitted	Section 5.51.1
0x238	TXBCASTFRAMES	Broadcast Transmit Frames Register	Section 5.51.1
0x23c	TXMCASTFRAMES	Multicast Transmit Frames Register	Section 5.51.1
0x240	TXPAUSEFRAMES	Pause Transmit Frames Register	Section 5.51.1
0x244	TXDEFERRED	Deferred Transmit Frames Register	Section 5.51.1
0x248	TXCOLLISION	Transmit Collision Frames Register	Section 5.51.1
0x24c	TXSINGLECOLL	Transmit Single Collision Frames Register	Section 5.51.2
0x250	TXMULTICOLL	Transmit Multiple Collision Frames Register	Section 5.51.2
0x254	TXEXCESSIVECOLL	Transmit Excessive Collision Frames Register	Section 5.51.2
0x258	TXLATECOLL	Transmit Late Collision Frames Register	Section 5.51.2
0x25c	TXUNDERRUN	Transmit Underrun Error Register	Section 5.51.2
0x260	TXCARRIERSENSE	Transmit Carrier Sense Errors Register	Section 5.51.2
0x264	TXOCTETS	Transmit Octet Frames Register	Section 5.51.2
0x268	FRAME64	Transmit and Receive 64 Octet Frames Register	Section 5.51.2
0x26c	FRAME65T127	Transmit and Receive 65 to 127 Octet Frames Register	Section 5.51.2
0x270	FRAME128T255	Transmit and Receive 128 to 255 Octet Frames Register	Section 5.51.2
0x274	FRAME256T511	Transmit and Receive 256 to 511 Octet Frames Register	Section 5.51.3
0x278	FRAME512T1023	Transmit and Receive 512 to 1023 Octet Frames Register	Section 5.51.3

Table 45. Ethernet Media Access Controller (EMAC) Registers (continued)

Offset	Acronym	Register Description	See
0x27c	FRAME1024TUP	Transmit and Receive 1024 to 1518 Octet Frames Register	Section 5.51.32
0x280	NETOCTETS	Network Octet Frames Register	Section 5.51.33
0x284	RXSOFOVERRUNS	Receive FIFO or DMA Start of Frame Overruns Register	Section 5.51.34
0x288	RXMOFOVERRUNS	Receive FIFO or DMA Middle of Frame Overruns Register	Section 5.51.35
0x28c	RXDMAOVERRUNS	Receive DMA Start of Frame and Middle of Frame Overruns Register	Section 5.51.36

Table 45. Ethernet Media Access Controller (EMAC) Registers (continued)

5.2 Transmit Identification and Version Register (TXIDVER)

31							16
				TX_II	DENT		
				R-0)xC		
15		11	10	8	7		0
	RLT_VER		MAJ_	VER		MINOR_VER	
	R-0x1		R-0	R-0x2		R-0xB	

Figure 37. Transmit Identification and Version Register (TXIDVER)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 46. Transmit Identification and Version Register (TXIDVER) Field Descriptions

Bit	Field	Value	Description
31-16	TX_IDENT		TX Identification Value
15-11	RLT_VER		RTL Version_Value
10-8	MAJ_VER		Major Version Value
7-0	MINOR_VER		Minor Version_Value

5.3 Transmit Control Register (TXCONTROL)

Figure 38. Transmit Control Register (TXCONTROL)					
31		1	0		
	Reserved		TXEN		
	R-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 47. Transmit Control Register (TXCONTROL) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	TXEN		Transmit enable
		0	Transmit is disabled
		1	Transmit is enabled



5.4 Transmit Teardown Register (TXTEARDOWN)

Figure 39. Transmit Teardown Register (TXTEARDOWN)

31	3	2	0	
Reserved			TXTDNCH	
R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 48. Transmit Teardown Register (TXTEARDOWN) Field Descriptions

Bit	Field	Value	Description
31-3	Reserved		Reserved
2-0	TXTDNCH		Transmit teardown channel. Transmit channel teardown is commanded by writing the encoded value of the transmit channel to be torn down. The teardown register is read as zero.
		0	Teardown transmit channel 0
		1	Teardown transmit channel 1
		2	Teardown transmit channel 2
		3	Teardown transmit channel 3
		4	Teardown transmit channel 4
		5	Teardown transmit channel 5
		6	Teardown transmit channel 6
		7	Teardown transmit channel 7

5.5 Receive Identification and Version Register (RXIDVER)

Figure 40. Receive Identification and Version Register (RXIDVER)

31							16
				RX_I	DENT		
				R-0	DxC		
15		11	10	8	7		0
	RLT_VER		MAJ_	VER		MINOR_VER	
	R-0x1		R-0)x2		R-0xB	
		Deeder	La la contra	- **			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 49. Receive Identification and Version Register (RXIDVER) Field Descriptions

Bit	Field	Value	Description	
31-16	RX_IDENT		Receive Identification Value	
15-11	RLT_VER		RTL Version_Value	
10-8	MAJ_VER		Major Version Value	
7-0	MINOR_VER		Minor Version_Value	

EMAC Port Registers

5.6 Receive Control Register (RXCONTROL)

Figure 41. Receive Control Register (RXCONTROL)

31 1	0
Reserved	RXEN
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 50. Receive Control Register (RXCONTROL) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	RXEN		Receive DMA enable
		0	Receive is disabled
		1	Receive is enabled

5.7 Receive Teardown Register (RXTEARDOWN)

Figure 42. Receive Teardown Register (RXTEARDOWN)

7	3	2	0
Reserved		R	XTDNCH
R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 51. Receive Teardown Register (RXTEARDOWN) Field Descriptions

Bit	Field	Value	Description
31-3	Reserved		Reserved
2-0	RXTDNCH		Receive teardown channel. Receive channel teardown is commanded by writing the encoded value of the receive channel to be torn down. The teardown register is read as zero.
		0	Teardown receive channel 0
		1	Teardown receive channel 1
		2	Teardown receive channel 2
		3	Teardown receive channel 3
		4	Teardown receive channel 4
		5	Teardown receive channel 5
		6	Teardown receive channel 6
		7	Teardown receive channel 7



5.8 Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)

31							16	
	Reserved							
	R-0							
15							8	
	Reserved							
	R-0							
7	6	5	4	3	2	1	0	
TX7PEND	TX6PEND	TX5PEND	TX4PEND	TX3PEND	TX2PEND	TX1PEND	TX0PEND	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	

Figure 43. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 52. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions

Bit	Field	Value	Description	
31-8	Reserved		Reserved	
7	TX7PEND		TX7PEND raw interrupt read (before mask)	
6	TX6PEND		TX6PEND raw interrupt read (before mask)	
5	TX5PEND		TX5PEND raw interrupt read (before mask)	
4	TX4PEND		TX4PEND raw interrupt read (before mask)	
3	TX3PEND		TX3PEND raw interrupt read (before mask)	
2	TX2PEND		TX2PEND raw interrupt read (before mask)	
1	TX1PEND		X1PEND raw interrupt read (before mask)	
0	TX0PEND		TX0PEND raw interrupt read (before mask)	

5.9 Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)

31	_			. ,			16
			Rese	erved			
			R	-0			
15							8
			Rese	erved			
			R	-0			
7	6	5	4	3	2	1	0
TX7PEND	TX6PEND	TX5PEND	TX4PEND	TX3PEND	TX2PEND	TX1PEND	TX0PEND
R-0							

Figure 44. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 53. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7	TX7PEND		TX7PEND masked interrupt read
6	TX6PEND		TX6PEND masked interrupt read
5	TX5PEND		TX5PEND masked interrupt read
4	TX4PEND		TX4PEND masked interrupt read
3	TX3PEND		TX3PEND masked interrupt read
2	TX2PEND		TX2PEND masked interrupt read
1	TX1PEND		TX1PEND masked interrupt read
0	TX0PEND		TX0PEND masked interrupt read



5.10 Transmit Interrupt Mask Set Register (TXINTMASKSET)

	Figure 45. Tran	smit interrupt	Mask Set R	egister (TXINTMASKSET)	
31		24	23		16
	Reserved			TX[7:0]_PULSE_MASK	
	R-0			RWS-0	
15		8	7		0
	Reserved			TX[7:0]_PEND_MASK	
	R-0			RWS-0	

Figure 45. Transmit Interrupt Mask Set Register (TXINTMASKSET)

LEGEND: R/W = Read/Write; R = Read only; RWS = Read/Write 1 to set; -*n* = value after reset

Table 54. Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions

Bit	Field	Value	Description
31-24	Reserved		Reserved -read as zero
23	TX7_PULSE_MASK		Transmit Channel 7 Pulse Interrupt Mask. Write 1 to enable interrupt.
22	TX6_PULSE_MASK		Transmit Channel 6 Pulse Interrupt Mask. Write 1 to enable interrupt.
21	TX5_PULSE_MASK		Transmit Channel 5 Pulse Interrupt Mask. Write 1 to enable interrupt.
20	TX4_PULSE_MASK		Transmit Channel 4 Pulse Interrupt Mask. Write 1 to enable interrupt.
19	TX3_PULSE_MASK		Transmit Channel 3 Pulse Interrupt Mask. Write 1 to enable interrupt.
18	TX2_PULSE_MASK		Transmit Channel 2 Pulse Interrupt Mask. Write 1 to enable interrupt.
17	TX1_PULSE_MASK		Transmit Channel 1 Pulse Interrupt Mask. Write 1 to enable interrupt.
16	TX0_PULSE_MASK		Transmit Channel 0 Pulse Interrupt Mask. Write 1 to enable interrupt.
15-8	Reserved		Reserved -read as zero
7	TX7_PEND_MASK		Transmit Channel 7 Pending Interrupt Mask. Write one to enable interrupt.
6	TX6_PEND_MASK		Transmit Channel 6 Pending Interrupt Mask. Write one to enable interrupt.
5	TX5_PEND_MASK		Transmit Channel 5 Pending Interrupt Mask. Write one to enable interrupt.
4	TX4_PEND_MASK		Transmit Channel 4 Pending Interrupt Mask. Write one to enable interrupt.
3	TX3_PEND_MASK		Transmit Channel 3 Pending Interrupt Mask. Write one to enable interrupt.
2	TX2_PEND_MASK		Transmit Channel 2 Pending Interrupt Mask. Write one to enable interrupt.
1	TX1_PEND_MASK		Transmit Channel 1 Pending Interrupt Mask. Write one to enable interrupt.
0	TX0_PEND_MASK		Transmit Channel 0 Pending Interrupt Mask. Write one to enable interrupt.

5.11 Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)

	Figure 46. Transm	nt interrupt Ma	SK Clear Re	egister (TAINTWASKULEAR)	
31		24	23		16
	Reserved			TX[7:0]_PULSE_MASK	
	R-0			RWC-0	
15		8	7		0
	Reserved			TX[7:0]_PEND_MASK	
	R-0			RWC-0	

Figure 46. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)

LEGEND: R/W = Read/Write; R = Read only; RWC= Read/Write 1 to clear 0; -n = value after reset

Table 55. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions

Bit	Field	Value	Description
31-24	Reserved		Reserved. Read as zero.
23	TX7_PULSE_MASK		Transmit Channel 7 Pulse Interrupt Mask. Write 1 to disable interrupt.
22	TX6_PULSE_MASK		Transmit Channel 6 Pulse Interrupt Mask. Write 1 to disable interrupt.
21	TX5_PULSE_MASK		Transmit Channel 5 Pulse Interrupt Mask. Write 1 to disable interrupt.
20	TX4_PULSE_MASK		Transmit Channel 4 Pulse Interrupt Mask. Write 1 to disable interrupt.
19	TX3_PULSE_MASK		Transmit Channel 3 Pulse Interrupt Mask. Write 1 to disable interrupt.
18	TX2_PULSE_MASK		Transmit Channel 2 Pulse Interrupt Mask. Write 1 to disable interrupt.
17	TX1_PULSE_MASK		Transmit Channel 1 Pulse Interrupt Mask. Write 1 to disable interrupt.
16	TX0_PULSE_MASK		Transmit Channel 0 Pulse Interrupt Mask. Write 1 to disable interrupt.
15-8	Reserved		Reserved. Read as zero.
7	TX7_PEND_MASK		Transmit Channel 7 Pending Interrupt Mask. Write one to disable interrupt.
6	TX6_PEND_MASK		Transmit Channel 6 Pending Interrupt Mask. Write one to disable interrupt.
5	TX5_PEND_MASK		Transmit Channel 5 Pending Interrupt Mask. Write one to disable interrupt.
4	TX4_PEND_MASK		Transmit Channel 4 Pending Interrupt Mask. Write one to disable interrupt.
3	TX3_PEND_MASK		Transmit Channel 3 Pending Interrupt Mask. Write one to disable interrupt.
2	TX2_PEND_MASK		Transmit Channel 2 Pending Interrupt Mask. Write one to disable interrupt.
1	TX1_PEND_MASK		Transmit Channel 1 Pending Interrupt Mask. Write one to disable interrupt.
0	TX0_PEND_MASK		Transmit Channel 0 Pending Interrupt Mask. Write one to disable interrupt.

5.12 MAC Input Vector Register (MACINVECTOR)

	Figure 47. MAC Input Vector Register (MACINVECTOR)														
31	30	28	2	27	2	6	2	5	2	4	23	19	18	17	16
	Reserved		STAT	STATPEND		HOSTPEND LINK		KINT USERINT		TXPEND)		
	R-0		R	-0	R·	R-0 R-0		-0 R-0		-0			R-0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RXTHRESHPEND									RXP	END				
			R	-0							R	-0			

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 56. MAC Input Vector Register (MACINVECTOR) Field Descriptions

Bit	Field	Value	Description
31:28	Reserved		Reserved
27	STATPEND		EMAC module statistics interrupt (STATPEND) pending status bit
26	HOSTPEND		EMAC module host error interrupt (HOSTPEND) pending status bit
25	LINKINT		MDIO module link change interrupt (LINKINT) pending status bit
24	USERINT		MDIO module user interrupt (USERINT) pending status bit
23-16	TXPEND		Transmit channels 0-7 interrupt (TXnPEND) pending status bit. Bit 16 is transmit channel 0.
15-8	RXTHRESHPEN D		Receive channels 0-7 Threshold interrupt (RXTHRESH <i>n</i> PEND) pending status bit. Bit 8 is receive channel 0.
7:0	RXPEND		Receive channels 0-7 interrupt (RXnPEND) pending status bit. Bit 0 is receive channel 0.

5.13 MAC End Of Interrupt Vector Register (MACEOIVECTOR)

Figure 48. MAC End Of Interrupt Vector Register (MACEOIVECTOR)

31					16
		Reserved			
		R-0			
15			5	4	0
	Reserved			MAC_	_EOI_VECTOR
	R-0				R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 57. MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions

Bit	Field	Value	Description
31-5	Reserved		Reserved - read as zero
4-0	MAC_EOI_ VECTOR		Mac End of Interrupt Vector. The EOI_VECTOR (4:0) pins reflect the value written to this location one chip_clk6 cycle after a write to this location. The EOI_WR signal is asserted for a single clock cycle after a latency of two chip_clk6 cycles when a write is performed to this location.

5.14 Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)

				····· · ····· (· ·· ···· · · · · · · ·	
31					16
		Rese	erved		
		R	-0		
15		8	7		0
	RX[7:0]_THRESH_PEND			RX[7:0]_PEND	
	R-0			R-0	

Figure 49. Receive Interrupt Status Register Raw (RXINTSTATRAW)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 58. Receive Interrupt Status Register Raw (RXINTSTATRAW) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15	RX7_THRESH_PEND		RX7_THRESH_PEND raw interrupt read (before mask)
14	RX6_THRESH_PEND		RX6_THRESH_PEND raw interrupt read (before mask)
13	RX5_THRESH_PEND		RX5_THRESH_PEND raw interrupt read (before mask)
12	RX4_THRESH_PEND		RX4_THRESH_PEND raw interrupt read (before mask)
11	RX3_THRESH_PEND		RX3_THRESH_PEND raw interrupt read (before mask)
10	RX2_THRESH_PEND		RX2_THRESH_PEND raw interrupt read (before mask)
9	RX1_THRESH_PEND		RX1_THRESH_PEND raw interrupt read (before mask)
8	RX0_THRESH_PEND		RX0_THRESH_PEND raw interrupt read (before mask)
7	RX7_PEND		RX7_PEND raw interrupt read (before mask)
6	RX6_PEND		RX6_PEND raw interrupt read (before mask)
5	RX5_PEND		RX5_PEND raw interrupt read (before mask)
4	RX4_PEND		RX4_PEND raw interrupt read (before mask)
3	RX3_PEND		RX3_PEND raw interrupt read (before mask)
2	RX2_PEND		RX2_PEND raw interrupt read (before mask)
1	RX1_PEND		RX1_PEND raw interrupt read (before mask)
0	RX0_PEND		RX0_PEND raw interrupt read (before mask)

5.15 Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)

	J · · · · · · · · · · · · · · · · · ·				,	
31						16
		Reser	ved			
		R-0)			
15	8	8	7			0
	RX[7:0]_THRESH_PEND			RX[7:0]_PEND		
	R-0			R-0		

Figure 50. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 59. Receive Interrupt Status Status (MASKED) Register (RXINTSTATMASKED) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15	RX7_THRESH_PEND		RX7_THRESH_PEND raw interrupt read
14	RX6_THRESH_PEND		RX6_THRESH_PEND raw interrupt read
13	RX5_THRESH_PEND		RX5_THRESH_PEND raw interrupt read
12	RX4_THRESH_PEND		RX4_THRESH_PEND raw interrupt read
11	RX3_THRESH_PEND		RX3_THRESH_PEND raw interrupt read
10	RX2_THRESH_PEND		RX2_THRESH_PEND raw interrupt read
9	RX1_THRESH_PEND		RX1_THRESH_PEND raw interrupt read
8	RX0_THRESH_PEND		RX0_THRESH_PEND raw interrupt read
7	RX7_PEND		RX7_PEND raw interrupt read
6	RX6_PEND		RX6_PEND raw interrupt read
5	RX5_PEND		RX5_PEND raw interrupt read
4	RX4_PEND		RX4_PEND raw interrupt read
3	RX3_PEND		RX3_PEND raw interrupt read
2	RX2_PEND		RX2_PEND raw interrupt read
1	RX1_PEND		RX1_PEND raw interrupt read
0	RX0_PEND		RX0_PEND raw interrupt read

5.16 Receive Interrupt Mask Set Register (RXINTMASKSET)

	Figure 51. Receive interrup	Dt IV	lask Set R	(egister (RXINTMASKSET)	
31	24	4	23		16
	Reserved			RX[7:0]_PULSE_MASK	
	R-0			RWS-0	
15	8		7		0
	RX[7:0]_THRESH_PEND_MASK			RX[7:0]_PEND_MASK	
	RWS-0		RWS-0		

Figure 51. Receive Interrupt Mask Set Register (RXINTMASKSET)

LEGEND: R/W = Read/Write; R = Read only; RWS = Read/Write 1 to set; -n = value after reset

Table 60. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions

Bit	Field	Value	Description
31-24	Reserved		Reserved
23	RX7_PULSE_MASK		Receive Channel 7 Pulse Interrupt Mask. Write one to enable Interrupt.
22	RX6_PULSE_MASK		Receive Channel 6 Pulse Interrupt Mask. Write one to enable Interrupt.
21	RX5_PULSE_MASK		Receive Channel 5 Pulse Interrupt Mask. Write one to enable Interrupt.
20	RX4_PULSE_MASK		Receive Channel 4 Pulse Interrupt Mask. Write one to enable Interrupt.
19	RX3_PULSE_MASK		Receive Channel 3 Pulse Interrupt Mask. Write one to enable Interrupt.
18	RX2_PULSE_MASK		Receive Channel 2 Pulse Interrupt Mask. Write one to enable Interrupt.
17	RX1_PULSE_MASK		Receive Channel 1 Pulse Interrupt Mask. Write one to enable Interrupt.
16	RX0_PULSE_MASK		Receive Channel 0 Pulse Interrupt Mask. Write one to enable Interrupt.
15	RX7_THRESH_PEND_MASK		Receive Channel 7 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
14	RX6_THRESH_PEND_MASK		Receive Channel 6 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
13	RX5_THRESH_PEND_MASK		Receive Channel 5 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
12	RX4_THRESH_PEND_MASK		Receive Channel 4 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
11	RX3_THRESH_PEND_MASK		Receive Channel 3 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
10	RX2_THRESH_PEND_MASK		Receive Channel 2 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
9	RX1_THRESH_PEND_MASK		Receive Channel 1 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
8	RX0_THRESH_PEND_MASK		Receive Channel 0 Threshold Pending Interrupt Mask. Write one to enable Interrupt.
7	RX7_PEND_MASK		Receive Channel 7 Pending Interrupt Mask. Write one to enable Interrupt.
6	RX6_PEND_MASK		Receive Channel 6 Pending Interrupt Mask. Write one to enable Interrupt.
5	RX5_PEND_MASK		Receive channel 5 Pending Interrupt Mask. Write one to enable Interrupt.
4	RX4_PEND_MASK		Receive channel 4 Pending Interrupt Mask. Write one to enable Interrupt.
3	RX3_PEND_MASK		Receive channel 3 Pending Interrupt Mask. Write one to enable Interrupt.
2	RX2_PEND_MASK		Receive channel 2 Pending Interrupt Mask. Write one to enable Interrupt.
1	RX1_PEND_MASK		Receive channel 1 Pending Interrupt Mask. Write one to enable Interrupt.
0	RX0_PEND_MASK		Receive channel 0 Pending Interrupt Mask. Write one to enable Interrupt.



5.17 Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)

	Figure 52. Receive inter	rupt mas	sk Clear Re	egister (RAINTWASKULEAR)	
31		24	23		16
	Reserved			RX[7:0]_PULSE_MASK	
	R-0			RWC-0	
15		8	7		0
	RX[7:0]_THRESH_PEND_MASK			RX[7:0]_PEND_MASK	
	RWC-0			RWC-0	
	RWC-0			RWC-0	

Figure 52. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)

LEGEND: R/W = Read/Write; R = Read only; RWC= Read/Write 1 to clear 0t; -n = value after reset

Table 61. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions

Bit	Field	Value	Description
31-24	Reserved		Reserved
23	RX7_PULSE_MASK		Receive Channel 7 Pulse Interrupt Mask. Write one to disable Interrupt.
22	RX6_PULSE_MASK		Receive Channel 6 Pulse Interrupt Mask. Write one to disable Interrupt.
21	RX5_PULSE_MASK		Receive Channel 5 Pulse Interrupt Mask. Write one to disable Interrupt.
20	RX4_PULSE_MASK		Receive Channel 4 Pulse Interrupt Mask. Write one to disable Interrupt.
19	RX3_PULSE_MASK		Receive Channel 3 Pulse Interrupt Mask. Write one to disable Interrupt.
18	RX2_PULSE_MASK		Receive Channel 2 Pulse Interrupt Mask. Write one to disable Interrupt.
17	RX1_PULSE_MASK		Receive Channel 1 Pulse Interrupt Mask. Write one to disable Interrupt.
16	RX0_PULSE_MASK		Receive Channel 0 Pulse Interrupt Mask. Write one to disable Interrupt.
15	RX7_THRESH_PEND_MASK		Receive Channel 7 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
14	RX6_THRESH_PEND_MASK		Receive Channel 6 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
13	RX5_THRESH_PEND_MASK		Receive Channel 5 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
12	RX4_THRESH_PEND_MASK		Receive Channel 4 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
11	RX3_THRESH_PEND_MASK		Receive Channel 3 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
10	RX2_THRESH_PEND_MASK		Receive Channel 2 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
9	RX1_THRESH_PEND_MASK		Receive Channel 1 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
8	RX0_THRESH_PEND_MASK		Receive Channel 0 Threshold Pending Interrupt Mask. Write one to disable Interrupt.
7	RX7_PEND_MASK		Receive Channel 7 Pending Interrupt Mask. Write one to disable Interrupt.
6	RX6_PEND_MASK		Receive Channel 6 Pending Interrupt Mask. Write one to disable Interrupt.
5	RX5_PEND_MASK		Receive channel 5 Pending Interrupt Mask. Write one to disable Interrupt.
4	RX4_PEND_MASK		Receive channel 4 Pending Interrupt Mask. Write one to disable Interrupt.
3	RX3_PEND_MASK		Receive channel 3 Pending Interrupt Mask. Write one to disable Interrupt.
2	RX2_PEND_MASK		Receive channel 2 Pending Interrupt Mask. Write one to disable Interrupt.
1	RX1_PEND_MASK		Receive channel 1 Pending Interrupt Mask. Write one to disable Interrupt.
0	RX0_PEND_MASK		Receive channel 0 Pending Interrupt Mask. Write one to disable Interrupt.



5.18 MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)

Figure 53. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)

31	2	1	0
Reserved		HOSTPEND	STATPEND
R-0		R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 62. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1	HOSTPEND		Host pending interrupt (HOSTPEND); raw interrupt read (before mask)
0	STATPEND		Statistics pending interrupt (STATPEND); raw interrupt read (before mask)

5.19 MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)

Figure 54. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)

31	2	1	0
Reserved		HOSTPEND	STATPEND
R-0		R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 63. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1	HOSTPEND		Host pending interrupt (HOSTPEND); masked interrupt read
0	STATPEND		Statistics pending interrupt (STATPEND); masked interrupt read

5.20 MAC Interrupt Mask Set Register (MACINTMASKSET)

Figure 55. MAC Interrupt Mask Set Register (MACINTMASKSET)

31	2	1	0
Reserved		HOSTMASK	STATMASK
R-0		RWS-0	RWS-0

LEGEND: R/W = Read/Write; R = Read only;RWS = Read/Write 1 to set; -n = value after reset

Table 64. MAC Interrupt Mask Set Register (MACINTMASKSET) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1	HOSTMASK		Host error interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
0	STATMASK		Statistics interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.



5.21 MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)

Figure 56. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)

31	2	1	0
Reserved		HOSTMASK	STATMASK
R-0		RWC-0	RWC-0

LEGEND: R/W = Read/Write; R = Read only;RWC = Read/Write 1 to clear; -n = value after reset

Table 65. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1	HOSTMASK		Host error interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
0	STATMASK		Statistics interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.

5.22 Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)

Figure 57. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)

31	30	29	28	27		25	24
Reserved	RXPASSCRC	RXQOSEN	RXNOCHAIN		Reserved		RXCMFEN
R-0	R/W-0	R/W-0	R/W-0		R-0		R/W-0
23	22	21	20	19	18		16
RXCSFEN	RXCEFEN	RXCAFEN	Reserv	rved RXPROMCH			
R/W-0	R/W-0	R/W-0	R-0	0 R/W-0			
15	14	13	12	11	10		8
Res	erved	RXBROADEN	Reserv	/ed	RXBROADCH		
R	2-0	R/W-0	R-0	R/W-0			
7	6	5	4	3	2		0
Res	erved	RXMULTEN	Reserv	/ed	RXMULTCH		
R	2-0	R/W-0	R-0	0 R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 66. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field Descriptions

Bit	Field	Value	Description
31	Reserved		Reserved
30	RXPASSCRC		Pass receive CRC enable bit
		0	Received CRC is discarded for all channels and is not included in the buffer descriptor packet length field
		1	Received CRC is transferred to memory for all channels and is included in the buffer descriptor packet length
29	RXQOSEN		Receive quality of service enable bit
		0	Receive QOS is disabled
		1	Receive QOS is enabled
28	RXNOCHAIN		Receive no buffer chaining bit
		0	Received frames can span multiple buffers
		1	Receive DMA controller transfers each frame into a single buffer regardless of the frame or buffer size. All remaining frame data after the first buffer is discarded. The buffer descriptor buffer length field will contain the entire frame byte count (up to 65535 bytes).
27-25	Reserved		Reserved

Table 66. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field Descriptions (continued)

Bit	Field	Value	Description
24	RXCMFEN		Receive copy MAC control frames enable bit. Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in MACCONTROL, regardless of the value of RXCMFEN. Frames transferred to memory due to RXCMFEN will have the CONTROL bit set in their EOP buffer descriptor.
		0	MAC control frames are filtered (but acted upon if enabled)
		1	MAC control frames are transferred to memory
23	RXCSFEN		Receive copy short frames enable bit. Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to RXCSFEN will have the FRAGMENT or UNDERSIZE bit set in their EOP buffer descriptor. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors.
		0	Short frames are filtered
		1	Short frames are transferred to memory
22	RXCEFEN		Receive copy error frames enable bit. Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame EOP buffer descriptor.
		0	Frames containing errors are filtered
		1	Frames containing errors are transferred to memory
21	RXCAFEN		Receive copy all frames enable bit. Enables frames that do not address match (includes multicast frames that do not hash match) to be transferred to the promiscuous channel selected by RXPROMCH bits. Such frames will be marked with the NOMATCH bit in their EOP buffer descriptor.
		0	Frames that do not address match are filtered
		1	Frames that do not address match are transferred to the promiscuous channel selected by RXPROMCH bits
20-19	Reserved		Reserved
18-16	RXPROMCH		Receive promiscuous channel select
		0	Select channel 0 to receive promiscuous frames
		1	Select channel 1 to receive promiscuous frames
		2	Select channel 2 to receive promiscuous frames
		3	Select channel 3 to receive promiscuous frames
		4	Select channel 4 to receive promiscuous frames
		5	Select channel 5 to receive promiscuous frames
		6	Select channel 6 to receive promiscuous frames
		7	Select channel 7 to receive promiscuous frames
15-14	Reserved		Reserved
13	RXBROADEN		Receive broadcast enable. Enable received broadcast frames to be copied to the channel selected by RXBROADCH bits.
		0	Broadcast frames are filtered
		1	Broadcast frames are copied to the channel selected by RXBROADCH bits
12-11	Reserved		Reserved
10-8	RXBROADCH		Receive broadcast channel select
		0	Select channel 0 to receive broadcast frames
		1	Select channel 1 to receive broadcast frames
		2	Select channel 2 to receive broadcast frames
		3	Select channel 3 to receive broadcast frames
		4	Select channel 4 to receive broadcast frames
		5	Select channel 5 to receive broadcast frames
		6	Select channel 6 to receive broadcast frames
		7	Select channel 7 to receive broadcast frames
7-6	Reserved		Reserved



Table 66. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field Descriptions (continued)

Bit	Field	Value	Description
5	RXMULTEN		RX multicast enable. Enable received hash matching multicast frames to be copied to the channel selected by RXMULTCH bits.
		0	Multicast frames are filtered
		1	Multicast frames are copied to the channel selected by RXMULTCH bits
4-3	Reserved		Reserved
2-0	RXMULTCH		Receive multicast channel select
		0	Select channel 0 to receive multicast frames
		1	Select channel 1 to receive multicast frames
		2	Select channel 2 to receive promiscuous frames
		3	Select channel 3 to receive multicast frames
		4	Select channel 4 to receive multicast frames
		5	Select channel 5 to receive multicast frames
		6	Select channel 6 to receive multicast frames
		7	Select channel 7 to receive multicast frames

5.23 Receive Unicast Enable Set Register (RXUNICASTSET)

31							16
	Reserved						
	R-0						
15							8
	Reserved						
	R-0						
7	6	5	4	3	2	1	0
RXCH7EN	RXCH6EN	RXCH5EN	RXCH4EN	RXCH3EN	RXCH2EN	RXCH1EN	RXCH0EN
RWS-0	RWS-0	RWS-0	RWS-0	RWS-0	RWS-0	RWS-0	RWS-0

Figure 58. Receive Unicast Enable Set Register (RXUNICASTSET)

LEGEND: R/W = Read/Write; R = Read only; RWS = Read/Write 1 to set; -*n* = value after reset

Table 67. Receive Unicast Enable Set Register (RXUNICASTSET) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7	RXCH7EN		Receive channel 7 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
6	RXCH6EN		Receive channel 6 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
5	RXCH5EN		Receive channel 5 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
4	RXCH4EN		Receive channel 4 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
3	RXCH3EN		Receive channel 3 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
2	RXCH2EN		Receive channel 2 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
1	RXCH1EN		Receive channel 1 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
0	RXCH0EN		Receive channel 0 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.

5.24 Receive Unicast Clear Register (RXUNICASTCLEAR)

		0			•	,	
31							16
			Rese	erved			
			R	-0			
15							8
			Rese	erved			
	R-0						
7	6	5	4	3	2	1	0
RXCH7EN	RXCH6EN	RXCH5EN	RXCH4EN	RXCH3EN	RXCH2EN	RXCH1EN	RXCH0EN
RWC-0							

Figure 59. Receive Unicast Clear Register (RXUNICASTCLEAR)

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 68. Receive Unicast Clear Register (RXUNICASTCLEAR) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7	RXCH7EN		Receive channel 7 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
6	RXCH6EN		Receive channel 6 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
5	RXCH5EN		Receive channel 5 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
4	RXCH4EN		Receive channel 4 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
3	RXCH3EN		Receive channel 3 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
2	RXCH2EN		Receive channel 2 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
1	RXCH1EN		Receive channel 1 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
0	RXCH0EN		Receive channel 0 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.

5.25 Receive Maximum Length Register (RXMAXLEN)

Figure 60. Receive Maximum Length Register (RXMAXLEN)

31 16	15 0
Reserved	RXMAXLEN
R-0	R/W-1518

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 69. Receive Maximum Length Register (RXMAXLEN) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-0	RXMAXLEN		Receive maximum frame length. These bits determine the maximum length of a received frame. The reset value is 5EEh (1518). Frames with byte counts greater than RXMAXLEN are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames.



5.26 Receive Buffer Offset Register (RXBUFFEROFFSET)

Figure 61. Receive Buffer Offset Register (RXBUFFEROFFSET)

31 16	15 0
Reserved	RXBUFFEROFFSET
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 70. Receive Buffer Offset Register (RXBUFFEROFFSET) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-0	RXBUFFER OFFSET		Receive buffer offset value. These bits are written by the EMAC into each frame SOP buffer descriptor Buffer Offset field. The frame data begins after the RXBUFFEROFFSET value of bytes. A value of 0 indicates that there are no unused bytes at the beginning of the data and that valid data begins on the first byte of the buffer. A value of Fh (15) indicates that the first 15 bytes of the buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. This value is used for all channels.

5.27 Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)

Figure 62. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) 31 16 Reserved R-0

R-0			
15	8	7	0
Reserved		RXFILTERTHRESH	l
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 71. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7-0	RXFILTERTHRESH		Receive filter low threshold. These bits contain the free buffer count threshold value for filtering low priority incoming frames. This field should remain zero, if no filtering is desired.

5.28 Receive Channel 0-7 Flow Control Threshold Register (RXnFLOWTHRESH)

				..	
31					16
		Res	erved		
		R	-0		
15		8	7		0
	Reserved			RX <i>n</i> FLOWTHRESH	
	R-0			R/W-0	

Figure 63. Receive Channel n Flow Control Threshold Register (RXnFLOWTHRESH)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 72. Receive Channel n Flow Control Threshold Register (RXnFLOWTHRESH) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7-0	RX <i>n</i> FLOW THRESH		Receive flow threshold. These bits contain the threshold value for issuing flow control on incoming frames for channel n (when enabled).

5.29 Receive Channel 0-7 Free Buffer Count Register (RXnFREEBUFFER)

Figure 64. Receive Channel *n* Free Buffer Count Register (RX*n*FREEBUFFER)

31 16	15 0
Reserved	RX <i>n</i> FREEBUF
R-0	WI-0

LEGEND: R/W = Read/Write; R = Read only; WI = Write to increment; -*n* = value after reset

Table 73. Receive Channel *n* Free Buffer Count Register (RX*n*FREEBUFFER) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-0	RX <i>n</i> FREEBUF		Receive free buffer count. These bits contain the count of free buffers available. The RXFILTERTHRESH value is compared with this field to determine if low priority frames should be filtered. The RX <i>n</i> FLOWTHRESH value is compared with this field to determine if receive flow control should be issued against incoming packets (if enabled). This is a write-to-increment field. This field rolls over to zero on overflow. If hardware flow control or QOS is used, the host must initialize this field to the number of available buffers (one register per channel). The EMAC decrements (by the number of buffers in the received frame) the associated channel register for each received frame. The host must write this field with the number of buffers that have been freed due to host processing.

5.30 MAC Control Register (MACCONTROL)

31							24
				Reserved			
				R-0			
23				19	18	17	16
		Reserved			EXT_EN	GIG_FORCE	GPIO_B
	R-0 R/W-0 R/W-0						
15	14	13	12	11	10	9	8
GPIO_A	RX_OFFLEN_ BLOCK	RX_OWNERSHIP	Reserved	CMD_IDLE	TX_ SHORT_ GAP_ EN	TX_PTYPE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
7	6	5	4	3	2	1	0
GIG	TX_PACE	GMII_EN	TX_FLOW_EN	RX_BUFFER_ FLOW_EN	Reserved	LOOPBACK	FULLDUPLEX
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0

Figure 65. MAC Control Register (MACCONTROL)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 74. MAC Control Register (MACCONTROL) Field Descriptions

Bit	Field	Value	Description			
31-19	Reserved		Reserved - read as zero			
18	EXT_EN		External Enable. Enables the fullduplex and gigabit mode to be selected from the EXT_FULLDUPLEX and EXT_GIG input signals and not from the fullduplex and gig bits contained in this register. This register bit is also output on the EXT_EN signal.			
17	GIG_FORCE		Gigabit Mode Force. This bit is used to force the CPGMAC into gigabit mode if the input GMII_MTCLK has been stopped by the PHY.			
16	GPIO_B		Interface Control B. Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc).			
15	GPIO_A		Interface Control A. Intended as a general purpose output bit to be used to control external gaskets associated with the GMII (GMII to RGMII etc).			
14	RX_OFFLEN_BLOCK		Receive Offset/Length word write block.			
		0	Do not block the DMA writes to the receive buffer descriptor offset/buffer length word. The offset/buffer length word is written as specified in CPPI 3.0.			
		1	Block all CPGMAC DMA controller writes to the receive buffer descriptor offset/buffer length words during CPPI packet processing. When this bit is set, the CPGMAC will never write the third word to any receive buffer descriptor.			
13	RX_OWNERSHIP		Receive Ownership Write Bit Value.			
		0	The CPGMAC writes the receive ownership bit to zero at the end of packet processing as specified in CPPI 3.0.			
		1	The CPGMAC writes the receive ownership bit to one at the end of packet processing. Users who do not use the ownership mechanism can use this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used.			
12	RX_FIFO_FLOW_EN		Receive FIFO Flow Control Enable			
		0	Receive Flow Control Disabled Full-duplex mode. No outgoing pause frames are sent.			
		1	Receive Flow Control Enabled Full-duplex mode. Outgoing pause frames are sent when receive fifo flow control is triggered.			
11	CMD_IDLE		Command Idle			
		0	Idle not commanded			
		1	Idle commanded (read idle in MACSTATUS)			



Table 74. MAC Control Register (MACCONTROL) Field Descriptions (continued)

Bit	Field	Value	Description
10	TX_ SHORT_GAP_ EN		Transmit Short Gap Enable
		0	Transmit with a short IPG is disabled
		1	Transmit with a short IPG (when TX_SHORT_GAP input is asserted) is enabled.
9	TX_PTYPE		Transmit Queue Priority Type
		0	The queue uses a roun- robin scheme to select the next channel for transmission.
		1	The queue uses a fixed-priority scheme (channel 7 highest priority) to select the next channel for transmission
8	Reserved		Reserved
7	GIG		Gigabit Mode
		0	Gigabit mode is disabled; 10/100 mode is in operation
		1	Gigabit mode is enabled (full-duplex only)
6	TX_PACE		Transmit Pacing Enable
		0	Transmit pacing is disabled
		1	Transmit pacing is enabled
5	GMII_EN		Transmit Pacing Enable
		0	GMII RX and TX are held in reset
		1	GMII RX and TX released from reset.
4	TX_FLOW_EN		Transmit Flow Control Enable. Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RXMBPENABLE bits determine whether or not received pause frames are transferred to memory.
		0	Transmit flow control is disabled. Full-duplex mode: incoming pause frames are not acted upon.
		1	Transmit flow control is enabled. Full-duplex mode: incoming pause frames are acted upon.
3	RX_BUFFER_FLOW_EN		Receive Buffer Flow Control Enable
		0	Receive flow control is disabled. Half-duplex mode: no flow control, generated collisions are sent. Full-duplex mode: no outgoing pause frames are sent.
		1	Receive flow control is enabled. Half-duplex mode: collisions are initiated when receive buffer flow control is triggered. Full-duplex mode: outgoing pause frames are sent when receive flow control is triggered.
2	Reserved		Reserved
1	LOOPBACK		Loop Back Mode. Loopback mode forces internal fullduplex mode regardless of whether the fullduplex bit is set or not. The loopback bit should be changed only when GMII_en is deasserted.
		0	Loopback mode is disabled
		1	Loopback mode is enabled
0	FULLDUPLEX		Full Duplex Mode. Gigabit mode forces fullduplex mode regardless of whether the fullduplex bit is set or not.
		0	Half-duplex mode is enabled
		1	Full-duplex mode is enabled

5.31 MAC Status Register (MACSTATUS)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $				etatae negiotei	(• /	
R-0 R-0 23 20 19 18 16 TXERRCODE Reserved TXERRCH 16 R-0 R-0 R-0 10 10 15 12 11 10 8 RXERRCODE Reserved RXERRCH 8 R-0 Reserved RXERRCH 10 R-0 R-0 R-0 10 10 R-0 R-0 R-0 10 10 R-0 R-0 R-0 10 10 10 R-0 R-0 R-0 R-0 10 10 10 10 R-0 R-0 R-0 R-0 R-0 10	31	30					24
23 20 19 18 16 TXERRCODE Reserved TXERRCH 10 10 R-0 R-0 R-0 8 15 12 11 10 8 RXERRCODE Reserved RXERRCH 8 R-0 Reserved RXERRCH 10 R-0 R-0 R-0 10 10	IDLE			Reserved			
TXERRCODE Reserved TXERRCH R-0 R-0 R-0 15 12 11 10 8 RXERRCODE Reserved RXERRCH 8 R-0 Reserved RXERRCH 10 10 R-0 Reserved RXERRCH 10 10 10 R-0 Reserved RXERRCH 10	R-0			R-0			
R-0 R-0 R-0 15 12 11 10 8 RXERCODE Reserved RXERCH R R-0 R-0 R 0 7 5 4 3 2 1 0 Reserved EXTGIG EXTFULLDUPLEX RXQOSACT RXFLOWACT TXFLOWACT	23		20	19	18		16
15 12 11 10 8 RXERRCODE Reserved RXERRCH RXERRCH R-0 R-0 R-0 R-0 7 5 4 3 2 1 0 Reserved EXTGIG EXTFULLDUPLEX RXQOSACT RXFLOWACT TXFLOWACT		TXERRCODE		Reserved		TXERRCH	
RXERRCODE Reserved RXERRCH R-0 R-0 R-0 7 5 4 3 2 1 0 Reserved EXTGIG EXTFULLDUPLEX RXQOSACT RXFLOWACT TXFLOWACT		R-0		R-0		R-0	
R-0R-0R-07543210ReservedEXTGIGEXTFULLDUPLEXRXQOSACTRXFLOWACTTXFLOWACT	15		12	11	10		8
7543210ReservedEXTGIGEXTFULLDUPLEXRXQOSACTRXFLOWACTTXFLOWACT		RXERRCODE		Reserved		RXERRCH	
Reserved EXTGIG EXTFULLDUPLEX RXQOSACT RXFLOWACT TXFLOWA		R-0		R-0		R-0	
	7	5	4	3	2	1	0
R-0 R-X R-X R-0 R-0 R-0		Reserved	EXTGIG	EXTFULLDUPLEX	RXQOSACT	RXFLOWACT	TXFLOWACT
		R-0	R-X	R-X	R-0	R-0	R-0

Figure 66. MAC Status Register (MACSTATUS)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 75. MAC Status Register (MACSTATUS) Field Descriptions

Bit	Field	Value	Description
31	IDLE		EMAC idle bit. This bit is set to 0 at reset; one clock after reset it goes to 1.
		0	The EMAC is not idle
		1	The EMAC is in the idle state
30-24	Reserved		Reserved
23-20	TXERRCODE		Transmit host error code. These bits indicate that EMAC detected transmit DMA related host errors. The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host error interrupts require hardware reset in order to recover. A zero packet length is an error, but it is not detected.
		0	No error
		1	SOP error; the buffer is the first buffer in a packet, but the SOP bit is not set in software.
		2	Ownership bit not set in SOP buffer
		3	Zero next buffer descriptor pointer without EOP
		4	Zero buffer pointer
		5	Zero buffer length
		6	Packet length error (sum of buffers < packet length)
19	Reserved		Reserved
18-16	TXERRCH		Transmit host error channel. These bits indicate which transmit channel the host error occurred on. This field is cleared to 0 on a host read.
		0	The host error occurred on transmit channel 0
		1	The host error occurred on transmit channel 1
		2	The host error occurred on transmit channel 2
		3	The host error occurred on transmit channel 3
		4	The host error occurred on transmit channel 4
		5	The host error occurred on transmit channel 5
		6	The host error occurred on transmit channel 6
		7	The host error occurred on transmit channel 7
15-12	RXERRCODE		Receive host error code. These bits indicate that EMAC detected receive DMA related host errors. The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host error interrupts require hardware reset in order to recover.
		0	No error
		2	Ownership bit not set in SOP buffer
		4	Zero buffer pointer



Bit	Field	Value	Description
11	Reserved		Reserved
10-8	RXERRCH		Receive host error channel. These bits indicate which receive channel the host error occurred on. This field is cleared to 0 on a host read.
		0	The host error occurred on receive channel 0
		1	The host error occurred on receive channel 1
		2	The host error occurred on receive channel 2
		3	The host error occurred on receive channel 3
		4	The host error occurred on receive channel 4
		5	The host error occurred on receive channel 5
		6	The host error occurred on receive channel 6
		7	The host error occurred on receive channel 7
7-5	Reserved		Reserved
4	EXT_GIG		External GIG. This is the value of the EXT_GIG input.
3	EXT_ FULLDUPLEX		External Fullduplex. This is the value of the EXT_FULLDUPLEX input.
2	RXQOSACT		Receive Quality of Service (QOS) active bit. When asserted, indicates that receive quality of service is enabled and that at least one channel freebuffer count (RX <i>n</i> FREEBUFFER) is less than or equal to the RXFILTERLOWTHRESH value.
		0	Receive quality of service is disabled.
		1	Receive quality of service is enabled
1	RXFLOWACT		Receive flow control active bit. When asserted, indicates that at least one channel freebuffer count (RX <i>n</i> FREEBUFFER) is less than or equal to the channel's corresponding RX <i>n</i> FILTERTHRESH value.
		0	Receive flow control is inactive
		1	Receive flow control is active
0	TXFLOWACT		Transmit flow control active bit. When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete.
		0	Transmit flow control is inactive
		1	Transmit flow control is active

Table 75. MAC Status Register (MACSTATUS) Field Descriptions (continued)



5.32 Emulation Control Register (EMCONTROL)

Figure 67. Emulation Control Register (EMCONTROL)

31	2	1	0
Reserved		SOFT	FREE
R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 76. Emulation Control Register (EMCONTROL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1	SOFT		Emulation soft bit
0	FREE		Emulation free bit

5.33 FIFO Control Register (FIFOCONTROL)

	Figure 68. FIFO Con	ntrol Reg	ister (FIFOC	CONTRO	L)	
31		23	22			16
	Reserved			RX_FIF	D_FLOW_THRESH	
	R-0				R/W-0x2	
15			5	4		0
	Reserved				TX_CELL_THRESH	
	R-0				R/W-24	
	and Mittar D. Daad anky n. value ofter reast					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 77. FIFO Control Register (FIFOCONTROL) Field Descriptions

Bit	Field	Value	Description
31-23	Reserved		Reserved
22-16	RXFIFOFLOW THRESH		Receive FIFO Flow Control Threshold. Occupancy of the receive FIFO when Receive FIFO flow control is triggered (if enabled). The default value is 0x2 which means that receive FIFO flow control will be triggered when the occupancy of the FIFO reaches two cells.
15-5	Reserved		Reserved
4-0	TXCELLTHRESH		Transmit FIFO Cell Threshold. Indicates the number of 64-byte packet cells required to be in the transmit FIFO before the packet transfer is initiated. Packets with fewer cells will be initiated when the complete packet is contained in the FIFO. This value must be greater than or equal to 2 and less than or equal to 24.



5.34 MAC Configuration Register (MACCONFIG)

Figure 69. MAC Configuration Register (MACCONFIG)							
31		24	23		16		
	TXCELLDEPTH			RXCELLDEPTH			
	R-0x03			R-0x03			
15		8	7		0		
	ADDRESSTYPE			MACCFIG			
	R-0x01			R-0x01			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 78. MAC Configuration Register (MACCONFIG) Field Descriptions

Bit	Field	Value	Description
31-24	TXCELLDEPTH		Transmit cell depth. These bit indicates the number of cells in the transmit FIFO.
23-16	RXCELLDEPTH		Receive cell depth. These bits indicate the number of cells in the receive FIFO.
15-8	ADDRESSTYPE		Address type
7-0	MACCFIG		MAC configuration value

5.35 Soft Reset Register (SOFTRESET)

Figure 70.	Soft Reset	Register	(SOFTRESET)
------------	------------	----------	-------------

31	1	0
Reserved		SOFTRESET
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 79. Soft Reset Register (SOFTRESET) Field Descriptions

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	SOFTRESET	0	Software reset. Writing a one to this bit causes the EMAC logic to be reset. Software reset occurs when the receive and transmit DMA controllers are in an idle state to avoid locking up the Configuration bus. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred. A software reset has not occurred
		1	A software reset has occurred
		·	

5.36 MAC Source Address Low Bytes Register (MACSRCADDRLO)

	rigare i li linite eeu	00 / (ddi 000			
31					16
		Rese	erved		
		R	-0		
15		8	7		0
	MACSRCADDR0			MACSRCADDR1	
	R/W-0			R/W-0	

Figure 71. MAC Source Address Low Bytes Register (MACSRCADDRLO)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 80. MAC Source Address Low Bytes Register (MACSRCADDRLO) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-8	MACSRCADDR0		MAC source address lower 8 bits (byte 0)
7-0	MACSRCADDR1		MAC source address bits 15-8 (byte 1)

5.37 MAC Source Address High Bytes Register (MACSRCADDRHI)

Figure 72. MAC Source Address High Bytes Register (MACSRCADDRHI)

31		24	23		16
	MACSRCADDR2			MACSRCADDR3	
	R/W-0			R/W-0	
15		8	7		0
	MACSRCADDR4			MACSRCADDR5	
	R/W-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 81. MAC Source Address High Bytes Register (MACSRCADDRHI) Field Descriptions

Bit	Field	Value	Description
31-24	MACSRCADDR2		MAC source address bits 23-16 (byte 2)
23-16	MACSRCADDR3		MAC source address bits 31-24 (byte 3)
15-8	MACSRCADDR4		MAC source address bits 39-32 (byte 4)
7-0	MACSRCADDR5		MAC source address bits 47-40 (byte 5)



5.38 MAC Hash Address Register 1 (MACHASH1)

The MAC hash registers allow group addressed frames to be accepted on the basis of a hash function of the address. The hash function creates a 6-bit data value (Hash_fun) from the 48-bit destination address (DA) as follows:

This function is used as an offset into a 64-bit hash table stored in MACHASH1 and MACHASH2 that indicates whether a particular address should be accepted or not.

Figure 73. MAC Hash Address Register 1 (MACHASH1)

31	0
MACHASH1	
R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 82. MAC Hash Address Register 1 (MACHASH1) Field Descriptions

Bit	Field	Value	Description
31-0	MACHASH1		Least-significant 32 bits of the hash table corresponding to hash values 0 to 31. If a hash table bit is set, then a group address that hashes to that bit index is accepted.



5.39 MAC Hash Address Register 2 (MACHASH2)

Figure 74. MAC Hash Address Register 2 (MACHASH2)

31		0
	MACHASH2	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 83. MAC Hash Address Register 2 (MACHASH2) Field Descriptions

Bit	Field	Value	Description
31-0	MACHASH2		Most-significant 32 bits of the hash table corresponding to hash values 32 to 63. If a hash table bit is set, then a group address that hashes to that bit index is accepted.

5.40 Back Off Test Register (BOFFTEST)

Figure 75. Back Off Random Number Generator Test Register (BOFFTEST)

31		26	25		16
	Reserved			RNDNUM	
	R-0			R-0	
15	12	11	10	9	0
COLI	COUNT	Rese	erved	TXBA	CKOFF
	R-0	R	-0	F	२-०

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 84. Back Off Test Register (BOFFTEST) Field Descriptions

Bit	Field	Value	Description
31-26	Reserved		Reserved
25-16	RNDNUM		Backoff random number generator. This field allows the Backoff Random Number Generator to be read. Reading this field returns the generator's current value. The value is reset to zero and begins counting on the clock after the deassertion of reset.
15-12	COLLCOUNT		Collision count. These bits indicate the number of collisions the current frame has experienced.
11-10	Reserved		Reserved
9-0	TXBACKOFF		Backoff count. This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision.

5.41 Transmit Pacing Algorithm Test Register (TPACETEST)

	,	ge	
31			16
	Rese	erved	
	R	-0	
15	5	4	0
Res	erved	PACI	EVAL
F	२-०	R	-0

Figure 76. Transmit Pacing Algorithm Test Register (TPACETEST)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 85. Transmit Pacing Algorithm Test Register (TPACETEST) Field Descriptions

Bit	Field	Value	Description
31-5	Reserved		Reserved
4-0	PACEVAL		Pacing register current value. A nonzero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes PACEVAL to be loaded with 1Fh (31); good frame transmissions (with no collisions or deferrals) cause PACEVAL to be decremented down to 0. When PACEVAL is nonzero, the transmitter delays four Inter Packet Gaps between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. If a transmit frame is deferred or suffers a collision, the IPG time is not stretched to four times the normal value. Transmit pacing helps reduce capture effects, which improves overall network bandwidth.

5.42 Receive Pause Timer Register (RXPAUSE)

Figure 77. Receive Pause Timer Register (RXPAUSE)

31 16	15 0
Reserved	PAUSETIMER
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 86. Receive Pause Timer Register (RXPAUSE) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-0	PAUSETIMER		Receive pause timer value. These bits allow the contents of the receive pause timer to be observed. The receive pause timer is loaded with FF00h when the EMAC sends an outgoing pause frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to 0, then another outgoing pause frame is sent and the load/decrement process is repeated.



EMAC Port Registers

5.43 Transmit Pause Timer Register (TXPAUSE)

Figure 78. Transmit Pause Timer Register (TXPAUSE)

31 16	15 0
Reserved	PAUSETIMER
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 87. Transmit Pause Timer Register (TXPAUSE) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-0	PAUSETIMER		Transmit pause timer value. These bits allow the contents of the transmit pause timer to be observed. The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented at slot time intervals down to 0 at which time EMAC transmit frames are again enabled.

5.44 MAC Address Low Bytes Register (MACADDRLO)

Figure 79. MAC Address Low Bytes Register (MACADDRLO) 20 31 21 19 18 16 MATCHFILT VALID CHANNEL Reserved R-0 R/W-X R/W-X R/W-X 7 15 8 0 MACADDR0 MACADDR1 R//W-X R/W-X

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 88. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions

Bit	Field	Value	Description
31-21	Reserved		Reserved
20	VALID		Address valid bit. This bit should be cleared to zero for unused address RAM locations.
		0	Address location is not valid and will not be used in determinig whether or not an incoming packet matches or is filtered
		1	Address location is valid and will be used in determinig whether or not an incoming packet matches or is filtered
19	MATCHFILT		Match or filter bit.
		0	The address will be used (if VALID is set) to determine if the incoming packet address should be filtered
		1	The address will be used (if VALID is set) to determine if the incoming packet address is a match
18-16	CHANNEL		Channel bit; determines which receive channel a valid address match will be transferred to. The channel is a don't care if the MATCHFILT bit is cleared to zero.
15-8	MACADDR0		MAC address lower 8 bits (byte 0)
7-0	MACADDR1		MAC address bits 15-8 (byte 1)

www.ti.com



5.45 MAC Address High Bytes Register (MACADDRHI)

Figure 80. MAC Address High Bytes Register (MACADDRHI)					
31		24	23		16
	MACADDR2			MACADDR3	
	R/W-X			R/W-X	
15		8	7		0
	MACADDR4			MACADDR5	
	R/W-X			R/W-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 89. MAC Address High Bytes Register (MACADDRHI) Field Descriptions

Bit	Field	Value	Description
31-24	MACADDR2		MAC source address bits 23-16 (byte 2)
23-16	MACADDR3		MAC source address bits 31-24 (byte 3)
15-8	MACADDR4		MAC source address bits 39-32 (byte 4)
7-0	MACADDR5		MAC source address bits 47-40 (byte 5)

5.46 MAC Index Register (MACINDEX)

Figure 81. MAC Index Register (MACINDEX)			
31	-		16
	Res	erved	
	R	-0	
15	5	4	0
Re	served		MACINDEX
			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 90. MAC Index Register (MACINDEX) Field Descriptions

Bit	Field	Value	Description
31-5	Reserved		Reserved
4-0	MACINDEX		MAC address index. The host must write the index into the RX ADDR RAM in the MACINDEX field, followed by the upper 32-bits of address, followed by the lower 16-bits of address (with control bits). The 53-bit indexed ram location is written when the low location is written. All 32 address RAM locations must be initialized prior to enabling packet reception.



5.47 Transmit Channel 0-7 DMA Head Descriptor Pointer Register (TXnHDP)

Figure 82. Transmit Channel n DMA Head Descriptor Pointer Register (TXnHDP)

31		0
	TX <i>n</i> HDP	
	R/W-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 91. Transmit Channel n DMA Head Descriptor Pointer Register (TXnHDP) Field Descriptions

Bit	Field	Value	Description
31-0	TX <i>n</i> HDP		Transmit channel <i>n</i> DMA Head Descriptor pointer. Writing a transmit DMA buffer descriptor address to a head pointer location initiates transmit DMA operations in the queue for the selected channel. Writing to these locations when they are nonzero is an error (except at reset). Host software must initialize these locations to zero on reset.

5.48 Receive Channel 0-7 DMA Head Descriptor Pointer Register (RXnHDP)

Figure 83. Receive Channel *n* DMA Head Descriptor Pointer Register (RX*n*HDP)

31		0
	RX <i>n</i> HDP	

R/W-X

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 92. Receive Channel n DMA Head Descriptor Pointer Register (RXnHDP) Field Descriptions

Bit	Field	Value	Description
31-0	RX <i>n</i> HDP		Receive channel <i>n</i> DMA Head Descriptor pointer. Writing a receive DMA buffer descriptor address to this location allows receive DMA operations in the selected channel when a channel frame is received. Writing to these locations when they are nonzero is an error (except at reset). Host software must initialize these locations to zero on reset.

5.49 Transmit Channel 0-7 Completion Pointer Register (TXnCP)

Figure 84. Transmit Channel *n* Completion Pointer Register (TX*n*CP)

31		0
	TX <i>n</i> CP	
	R/W-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 93. Transmit Channel n Completion Pointer Register (TXnCP) Field Descriptions

Bit	Field	Value	Description
31-0	TX <i>n</i> CP		Transmit channel <i>n</i> completion pointer register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The EMAC uses the value written to determine if the interrupt should be deasserted.



5.50 Receive Channel 0-7 Completion Pointer Register (RXnCP)

Figure 85. Receive Channel n Completion Pointer Register (RXnCP)

31	0
RXnCP	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 94. Receive Channel *n* Completion Pointer Register (RX*n*CP) Field Descriptions

Bit	Field	Value	Description
31-0	RX <i>n</i> CP		Receive channel <i>n</i> completion pointer register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The EMAC uses the value written to determine if the interrupt should be deasserted.



5.51 Network Statistics Registers

The EMAC has a set of statistics that record events associated with frame traffic. The statistics values are cleared to zero 38 clocks after the rising edge of reset. When the GMIIEN bit in the MACCONTROL register is set, all statistics registers are write-to-decrement. The value written is subtracted from the register value with the result stored in the register. If a value greater than the statistics value is written, then zero is written to the register (writing FFFFFFFh clears a statistics location). When the GMIIEN bit is cleared, all statistics registers are read/write (normal write direct, so writing 00000000h clears a statistics location). All write accesses must be 32-bit accesses.

The statistics interrupt (STATPEND) is issued, if enabled, when any statistics value is greater than or equal to 80000000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 80000000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFFFFFh to 0000000h.

Figure 86. Statistics Register

31		0
	COUNT	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 95. Statistics Register Field Descriptions

Bit	Field	Value	Description
31-0	COUNT		Count

5.51.1 Good Receive Frames Register (RXGOODFRAMES)

The total number of good frames received on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.2 Broadcast Receive Frames Register (RXBCASTFRAMES)

The total number of good broadcast frames received on the EMAC. A good broadcast frame is defined as having all of the following:

- Any data or MAC control frame that was destined for address FF-FF-FF-FF-FF-FFh only
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.



5.51.3 Multicast Receive Frames Register (RXMCASTFRAMES)

The total number of good multicast frames received on the EMAC. A good multicast frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any multicast address other than FF-FF-FF-FF-FFh
- Was of length 64 to RXMAXLEN bytes inclusive
- · Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.4 Pause Receive Frames Register (RXPAUSEFRAMES)

The total number of IEEE 802.3X pause frames received by the EMAC (whether acted upon or not). A pause frame is defined as having all of the following:

- · Contained any unicast, broadcast, or multicast address
- Contained the length/type field value 88.08h and the opcode 0001h
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error
- Pause-frames had been enabled on the EMAC (TXFLOWEN bit is set in MACCONTROL).

The EMAC could have been in either half-duplex or full-duplex mode. For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.5 Receive CRC Errors Register (RXCRCERRORS)

The total number of frames received on the EMAC that experienced a CRC error. A frame with CRC errors is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no alignment or code error
- Had a CRC error. A CRC error is defined as having all of the following:
 - A frame containing an even number of nibbles
 - Fails the frame check sequence test

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.6 Receive Alignment/Code Errors Register (RXALIGNCODEERRORS)

The total number of frames received on the EMAC that experienced an alignment error or code error. Such a frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had either an alignment error or a code error
 - An alignment error is defined as having all of the following:
 - A frame containing an odd number of nibbles
 - Fails the frame check sequence test, if the final nibble is ignored
 - A code error is defined as a frame that has been discarded because the EMACs MRXER pin is driven with a one for at least one bit-time's duration at any point during the frame's reception.

Overruns have no effect on this statistic.



EMAC Port Registers

CRC alignment or code errors can be calculated by summing receive alignment errors, receive code errors, and receive CRC errors.

5.51.7 Receive Oversized Frames Register (RXOVERSIZED)

The total number of oversized frames received on the EMAC. An oversized frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was greater than RXMAXLEN in bytes
- Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see ${\rm Section}~2.5.5$. Overruns have no effect on this statistic.

5.51.8 Receive Jabber Frames Register (RXJABBER)

The total number of jabber frames received on the EMAC. A jabber frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was greater than RXMAXLEN bytes long
- Had a CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.9 Receive Undersized Frames Register (RXUNDERSIZED)

The total number of undersized frames received on the EMAC. An undersized frame is defined as having all of the following:

- Was any data frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was less than 64 bytes long
- · Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.10 Receive Frame Fragments Register (RXFRAGMENTS)

The total number of frame fragments received on the EMAC. A frame fragment is defined as having all of the following:

- Any data frame (address matching does not matter)
- Was less than 64 bytes long
- · Had a CRC error, alignment error, or code error
- · Was not the result of a collision caused by half duplex, collision based flow control

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.11 Filtered Receive Frames Register (RXFILTERED)

The total number of frames received on the EMAC that the EMAC address matching process indicated should be discarded. Such a frame is defined as having all of the following:

- Was any data frame (not MAC control frame) destined for any unicast, broadcast, or multicast address
- · Did not experience any CRC error, alignment error, code error



• The address matching process decided that the frame should be discarded (filtered) because it did not match the unicast, broadcast, or multicast address, and it did not match due to promiscuous mode.

To determine the number of receive frames discarded by the EMAC for any reason, sum the following statistics (promiscuous mode disabled):

- Receive fragments
- Receive undersized frames
- Receive CRC errors
- Receive alignment/code errors
- Receive jabbers
- Receive overruns
- Receive filtered frames

This may not be an exact count because the receive overruns statistic is independent of the other statistics, so if an overrun occurs at the same time as one of the other discard reasons, then the above sum double-counts that frame.

5.51.12 Receive QOS Filtered Frames Register (RXQOSFILTERED)

The total number of frames received on the EMAC that were filtered due to receive quality of service (QOS) filtering. Such a frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- The frame destination channel flow control threshold register (RX*n*FLOWTHRESH) value was greater than or equal to the channel's corresponding free buffer register (RX*n*FREEBUFFER) value
- Was of length 64 to RXMAXLEN
- RXQOSEN bit is set in RXMBPENABLE
- Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5** . Overruns have no effect on this statistic.

5.51.13 Receive Octet Frames Register (RXOCTETS)

The total number of bytes in all good frames received on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- · Had no CRC error, alignment error, or code error

For alignment, code, and CRC error definitions, see **Section 2.5.5**. Overruns have no effect on this statistic.

5.51.14 Good Transmit Frames Register (TXGOODFRAMES)

The total number of good frames transmitted on the EMAC. A good frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Was any length
- · Had no late or excessive collisions, no carrier loss, and no underrun



EMAC Port Registers

5.51.15 Broadcast Transmit Frames Register (TXBCASTFRAMES)

The total number of good broadcast frames transmitted on the EMAC. A good broadcast frame is defined as having all of the following:

- Any data or MAC control frame destined for address FF-FF-FF-FF-FF-FFh only
- Was of any length
- Had no late or excessive collisions, no carrier loss, and no underrun

5.51.16 Multicast Transmit Frames Register (TXMCASTFRAMES)

The total number of good multicast frames transmitted on the EMAC. A good multicast frame is defined as having all of the following:

- Any data or MAC control frame destined for any multicast address other than FF-FF-FF-FF-FFh
- Was of any length
- Had no late or excessive collisions, no carrier loss, and no underrun

5.51.17 Pause Transmit Frames Register (TXPAUSEFRAMES)

The total number of IEEE 802.3X pause frames transmitted by the EMAC. Pause frames cannot underrun or contain a CRC error because they are created in the transmitting MAC, so these error conditions have no effect on this statistic. Pause frames sent by software are not included in this count. Since pause frames are only transmitted in full-duplex mode, carrier loss and collisions have no effect on this statistic.

Transmitted pause frames are always 64-byte multicast frames so appear in the multicast transmit frames register and 64 octect frames register statistics.

5.51.18 Deferred Transmit Frames Register (TXDEFERRED)

The total number of frames transmitted on the EMAC that first experienced deferment. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced no collisions before being successfully transmitted
- Found the medium busy when transmission was first attempted, so had to wait.

CRC errors have no effect on this statistic.

5.51.19 Transmit Collision Frames Register (TXCOLLISION)

The total number of times that the EMAC experienced a collision. Collisions occur under two circumstances:

- When a transmit data or MAC control frame has all of the following:
 - Was destined for any unicast, broadcast, or multicast address
 - Was any size
 - Had no carrier loss and no underrun
 - Experienced a collision. A jam sequence is sent for every non-late collision, so this statistic increments on each occasion if a frame experiences multiple collisions (and increments on late collisions).

CRC errors have no effect on this statistic.

• When the EMAC is in half-duplex mode, flow control is active, and a frame reception begins.



5.51.20 Transmit Single Collision Frames Register (TXSINGLECOLL)

The total number of frames transmitted on the EMAC that experienced exactly one collision. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced one collision before successful transmission. The collision was not late.

CRC errors have no effect on this statistic.

5.51.21 Transmit Multiple Collision Frames Register (TXMULTICOLL)

The total number of frames transmitted on the EMAC that experienced multiple collisions. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced 2 to 15 collisions before being successfully transmitted. None of the collisions were late.

CRC errors have no effect on this statistic.

5.51.22 Transmit Excessive Collision Frames Register (TXEXCESSIVECOLL)

The total number of frames when transmission was abandoned due to excessive collisions. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced 16 collisions before abandoning all attempts at transmitting the frame. None of the collisions were late.

CRC errors have no effect on this statistic.

5.51.23 Transmit Late Collision Frames Register (TXLATECOLL)

The total number of frames when transmission was abandoned due to a late collision. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced a collision later than 512 bit-times into the transmission. There may have been up to 15 previous (non-late) collisions that had previously required the transmission to be reattempted. The late collisions statistic dominates over the single, multiple, and excessive collisions statistics. If a late collision occurs, the frame is not counted in any of these other three statistics.

CRC errors, carrier loss, and underrun have no effect on this statistic.

5.51.24 Transmit Underrun Error Register (TXUNDERRUN)

The number of frames sent by the EMAC that experienced FIFO underrun. Late collisions, CRC errors, carrier loss, and underrun have no effect on this statistic.



5.51.25 Transmit Carrier Sense Errors Register (TXCARRIERSENSE)

The total number of frames on the EMAC that experienced carrier loss. Such a frame is defined as having all of the following:

- · Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- The carrier sense condition was lost or never asserted when transmitting the frame (the frame is not retransmitted)

CRC errors and underrun have no effect on this statistic.

5.51.26 Transmit Octet Frames Register (TXOCTETS)

The total number of bytes in all good frames transmitted on the EMAC. A good frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Was any length
- Had no late or excessive collisions, no carrier loss, and no underrun

5.51.27 Transmit and Receive 64 Octet Frames Register (FRAME64)

The total number of 64-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- · Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was exactly 64-bytes long. (If the frame was being transmitted and experienced carrier loss that resulted in a frame of this size being transmitted, then the frame is recorded in this statistic).

CRC errors, alignment/code errors, and overruns do not affect the recording of frames in this statistic.

5.51.28 Transmit and Receive 65 to 127 Octet Frames Register (FRAME65T127)

The total number of 65-byte to 127-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 65-bytes to 127-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.

5.51.29 Transmit and Receive 128 to 255 Octet Frames Register (FRAME128T255)

The total number of 128-byte to 255-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 128-bytes to 255-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.



5.51.30 Transmit and Receive 256 to 511 Octet Frames Register (FRAME256T511)

The total number of 256-byte to 511-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 256-bytes to 511-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.

5.51.31 Transmit and Receive 512 to 1023 Octet Frames Register (FRAME512T1023)

The total number of 512-byte to 1023-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- · Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 512-bytes to 1023-bytes long

CRC errors, alignment/code errors, and overruns do not affect the recording of frames in this statistic.

5.51.32 Transmit and Receive 1024 to 1518 Octet Frames Register (FRAME1024TUP)

The total number of 1024-byte to 1518-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 1024-bytes to 1518-bytes long

CRC/alignment/code errors, underruns, and overruns do not affect frame recording in this statistic.

5.51.33 Network Octet Frames Register (NETOCTETS)

The total number of bytes of frame data received and transmitted on the EMAC. Each frame counted has all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address (address match does not matter)
- Was of any size (including less than 64-byte and greater than 1518-byte frames)

Also counted in this statistic is:

- Every byte transmitted before a carrier-loss was experienced
- Every byte transmitted before each collision was experienced (multiple retries are counted each time)
- Every byte received if the EMAC is in half-duplex mode until a jam sequence was transmitted to initiate flow control. (The jam sequence is not counted to prevent double-counting).

Error conditions such as alignment errors, CRC errors, code errors, overruns, and underruns do not affect the recording of bytes in this statistic. The objective of this statistic is to give a reasonable indication of Ethernet utilization.



5.51.34 Receive FIFO or DMA Start of Frame Overruns Register (RXSOFOVERRUNS)

The total number of frames received on the EMAC that had either a FIFO or DMA start of frame (SOF) overrun. An SOF overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of any size (including less than 64-byte and greater than 1518-byte frames)
- The EMAC was unable to receive it because it did not have the resources to receive it (cell FIFO full or no DMA buffer available at the start of the frame).

CRC errors, alignment errors, and code errors have no effect on this statistic.

5.51.35 Receive FIFO or DMA Middle of Frame Overruns Register (RXMOFOVERRUNS)

The total number of frames received on the EMAC that had either a FIFO or DMA middle of frame (MOF) overrun. An MOF overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of any size (including less than 64-byte and greater than 1518-byte frames)
- The EMAC was unable to receive it because it did not have the resources to receive it (cell FIFO full or no DMA buffer available after the frame was successfully started, no SOF overrun)

CRC errors, alignment errors, and code errors have no effect on this statistic.

5.51.36 Receive DMA Start of Frame and Middle of Frame Overruns Register (RXDMAOVERRUNS)

The total number of frames received on the EMAC that had either a DMA start of frame (SOF) overrun or a DMA middle of frame (MOF) overrun. A receive DMA overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- · Was of any size (including less than 64-byte and greater than 1518-byte frames)
- The EMAC was unable to receive it because it did not have the DMA buffer resources to receive it (zero head descriptor pointer at the start or during the middle of the frame reception).

CRC errors, alignment errors, and code errors have no effect on this statistic.

6 MDIO Registers

6.1 Introduction

Table 96 lists the memory-mapped registers for the Management Data Input/Output (MDIO). For the memory address of these registers, see the device-specific data manual.

Table 96. Management Data Input/Output (MDIO) Registers

Offset	Acronym	Register Description	See
0x0	VERSION	MDIO Version Register	Section 6.2
0x4	CONTROL	MDIO Control Register	Section 6.3
0x8	ALIVE	PHY Alive Status register	Section 6.4
0xc	LINK	PHY Link Status Register	Section 6.5
0x10	LINKINTRAW	MDIO Link Status Change Interrupt (Unmasked) Register	Section 6.6
0x14	LINKINTMASKED	MDIO Link Status Change Interrupt (Masked) Register	Section 6.7
0x20	USERINTRAW	MDIO User Command Complete Interrupt (Unmasked) Register	Section 6.8
0x24	USERINTMASKED	MDIO User Command Complete Interrupt (Masked) Register	Section 6.9
0x28	USERINTMASKSET	MDIO User Command Complete Interrupt Mask Set Register	Section 6.10
0x2c	USERINTMASKCLEAR	MDIO User Command Complete Interrupt Mask Clear Register	Section 6.11
0x80	USERACCESS0	MDIO User Access Register 0	Section 6.12
0x84	USERPHYSEL0	MDIO User PHY Select Register 0	Section 6.13
0x88	USERACCESS1	MDIO User Access Register 1	Section 6.14
0x8c	USERPHYSEL1	MDIO User PHY Select Register 1	Section 6.15

6.2 MDIO Version Register (VERSION)

Figure 87. MDIO Version Register (VERSION)

31					16
		MC	DID		
		R-	0x7		
15		8	7		0
	REVMAJ			REVMIN	
	R-0x1			R-0x4	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

Table 97. MDIO Version Register (VERSION) Field Descriptions

Bit	Field	Value	Description
31-16	MODID		Identifies the type of peripheral
15-8	REVMAJ		Management Interface Module major revision value
7-0	REVMIN		Management Interface Module minor revision value

6.3 MDIO Control Register (CONTROL)

		Figure		itrol Registe	er (CONTROL)		
31	30	29	28				24
IDLE	ENABLE	Reserved		HIGI	HEST_USER_CHAN	NEL	
R-1	R/W-0	R-0			R-1		
23		21	20	19	18	17	16
	Reserved		PREAMBLE	FAULT	FAULT ENB	Rese	rved
R-0 R/W-0 RWC-0 R/W-0 R-0						0	
15							0
			CLKI	ΟIV			
			R/W-	255			

Figure 88. MDIO Control Register (CONTROL)

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 98. MDIO Control Register (CONTROL) Field Descriptions

Bit	Field	Value	Description
31	IDLE		State machine IDLE status bit
		0	State machine is not in idle state
		1	State machine is in idle state
30	ENABLE		State machine enable control bit. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the idle bit.
		0	Disables the MDIO state machine
		1	Enable the MDIO state machine
29	Reserved		Reserved
28-24	HIGHEST_ USER_CHANNEL		Highest user channel that is available in the module. It is currently set to 1. This implies that MDIOUserAccess1 is the highest available user access channel.
23-21	Reserved		Reserved
20	PREAMBLE		Preamble disable
		0	Standard MDIO preamble is used
		1	Disables this device from sending MDIO frame preambles
19	FAULT		Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to it clears this bit.
		0	No failure
		1	Physical layer fault; the MDIO state machine is reset
18	FAULTENB		Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection.
		0	Disables the physical layer fault detection
		1	Enables the physical layer fault detection
17-16	Reserved		Reserved
15-0	CLKDIV		Clock Divider bits. This field specifies the division ratio between VBUS peripheral clock and the frequency of MDCLK. MDCLK is disabled when CLKDIV is set to 0. MDCLK frequency = peripheral clock frequency/(CLKDIV + 1).



6.4 PHY Acknowledge Status Register (ALIVE)

Figure 89. PHY Acknowledge Status Register (ALIVE)

31		0
	ALIVE	
	RWC-0	

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 99. PHY Acknowledge Status Register (ALIVE) Field Descriptions

Bit	Field	Value	Description
31-0 ALIVE			MDIO Alive bits. Each of the 32 bits of this register is set if the most recent access to the PHY with address corresponding to the register bit number was acknowledged by the PHY; the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding alive bit to be updated. The alive bits are only meant to be used to give an indication of the presence or not of a PHY with the corresponding address. Writing a 1 to any bit will clear it, writing a 0 has no effect.
		0	The PHY fails to acknowledge the access
		1	The most recent access to the PHY with an address corresponding to the register bit number was acknowledged by the PHY.

6.5 PHY Link Status Register (LINK)

Figure 90. PHY Link Status Register (LINK)

31	0
LINK	
R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit	Field	Value	Description
31-0	LINK		MDIO Link state bits. This register is updated after a read of the Generic Status Register of a PHY. The bit is set if the PHY with the corresponding address has link and the PHY acknowledges the read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect.
		0	The PHY indicates it does not have a link or fails to acknowledge the read transaction
		1	The PHY with the corresponding address has a link and the PHY acknowledges the read transaction

MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) 6.6

31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		LINKI	NTRAW
	R-0		P/	VC-0

Figure 91. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 101. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	LINKINTRAW		MDIO Link change event, raw value. When asserted, a bit indicates that there was an MDIO link change event (i.e. change in the LINK register) corresponding to the PHY address in the USERPHYSEL register. LINKINTRAW[0] and LINKINTRAW[1] correspond to USERPHYSEL0 and USERPHYSEL1, respectively. Writing a 1 will clear the event and writing 0 has no effect.

6.7 MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)

Figure 92. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) 31 16 Reserved R-0 15 2 1 0 LINKINTMASKED Reserved RWC-0

R-0

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 102. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	LINKINTMASKED		MDIO Link change interrupt, masked value When asserted, a bit indicates that there was an MDIO link change event (i.e. change in the LINK register) corresponding to the PHY address in the USERPHYSEL register and the corresponding LINKINTENB bit was set. LINKINTRAW[0] and LINKINTRAW[1] correspond to USERPHYSEL0 and USERPHYSEL1, respectively. Writing a 1 will clear the event and writing 0 has no effect.

MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) 6.8

31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		USER	NTRAW
	R-0		RV	VC-0

Figure 93. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 103. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	USERINTRAW		MDIO User command complete event bits. When asserted, a bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS register has completed. Writing a 1 will clear the event and writing 0 has no effect.

MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) 6.9

	Figure 94. MDIO User Command Complete Interrup	ot (Masked) Regist	er (USERINTI	MASKED)
31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		USERIN	TMASKED
	R-0		RW	/C-0

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 104. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	USERINTMASKED		Masked value of MDIO User command complete interrupt. When asserted, a bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS register has completed and the corresponding USERINTMASKSET bit is set to 1. Writing a 1 will clear the interrupt and writing 0 has no effect.

6.10 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)

31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		USERIN	FMASKSET
	R-0		RV	VC-0

Figure 95. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -n = value after reset

Table 105. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	USERINTMASKSET		MDIO user interrupt mask set for USERINTMASKED[1:0] respectively. Setting a bit to 1 will enable MDIO user command complete interrupts for that particular USERACCESS register. MDIO user interrupt for a particular USERACCESS register is disabled if the corresponding bit is 0. Writing a 0 to this register has no effect.

6.11 MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)

Figure 96. MD	O User Command Complete Interrupt M	ask Clear Registe	r (USERINTM	ASKCLEAR)
31				16
	Reserved			
	R-0			
15		2	1	0
	Reserved		USERINTM	IASKCLEAR
	R-0		RW	/C-0

LEGEND: R/W = Read/Write; R = Read only; RWC = Read/Write 1 to clear; -*n* = value after reset

Table 106. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	USERINTMASK CLEAR		MDIO user command complete interrupt mask clear for USERINTMASKED[1:0] respectively. Setting a bit to 1 will disable further user command complete interrupts for that particular USERACCESS register. Writing a 0 to this register has no effect.

6.12 MDIO User Access Register 0 (USERACCESS0)

Figure 97. MDIO User Access Register 0 (USERACCESS0)							
31	30	29	28		26	25	24
GO	WRITE	ACK		Reserved		REG	ADR
RWS-0	R/W-0	R-0		R-0		R/V	V-0
23		21	20				16
	REGADR				PHYADR		
	R/W-0				R/W-0		
15							0
			DA	ATA			
			R/	W-0			

_. . .

LEGEND: R/W = Read/Write; R = Read only; RWS = Read/Write 1 to set; -n = value after reset

Table 107. MDIO User Access Register 0 (USERACCESS0) Field Descriptions

Bit	Field	Value	Description
31	GO		Go bit. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so; this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is writeable only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the USERACCESS0 register are blocked when the GO bit is 1.
30	WRITE		Write enable bit. Setting this bit to a 1 causes the MDIO transaction to be a register write, otherwise it is a register read.
		0	The user command is a read operation
		1	The user command is a write operation
29	ACK		Acknowledge bit. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved		Reserved
25-21	REGADR		Register address bits. This field specifies the PHY register to be accessed for this transaction
20-16	PHYADR		PHY address bits. This field specifies the PHY to be accesses for this transaction
15-0	DATA		User data bits. These bits specify the data value read from or to be written to the specified PHY register.



6.13 MDIO User PHY Select Register 0 (USERPHYSEL0)

	•	iguio coi mere			
31					8
			Reserved		
			R-0		
7	6	5	4		0
LINKSEL	LINKINTENB	Reserved		PHYADRMON	
R/W-0	R/W-0	R-0		R/W-0	

Figure 98. MDIO User PHY Select Register 0 (USERPHYSEL0)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 108. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7	LINKSEL		Link status determination select bit. Default value is 0 which implies that the link status is determined by the MDIO state machine. This is the only option supported on this device.
6	LINKINTENB		Link change interrupt enable. Set to 1 to enable link change status interrupts for PHY address specified in PHYADRMON. Link change interrupts are disabled if this bit is set to 0.
		0	Link change interrupts are disabled
		1	Link change status interrupts for PHY address specified in PHYADDRMON bits are enabled
5	Reserved		Reserved
4-0	PHYADRMON		PHY address whose link status is to be monitored

6.14 MDIO User Access Register 1 (USERACCESS1)

Figure 99. MDIO User Access Register 1 (USERACCESS1)									
31	30	29	28	26	25	21	20		16
GO	WRITE	ACK	Reserved		REGADR			PHYADR	
RWS-0	R/W-0	R/W-0	R-0		R/W-0			R/W-0	
15									0
DATA									
	R/W-0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 109. MDIO User Access Register 1 (USERACCESS1) Field Descriptions

Bit	Field	Value	Description
31	GO		Go bit. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the USERACCESS0 register are blocked when the go bit is 1.
30	WRITE		Write enable bit. Setting this bit to a 1 causes the MDIO transaction to be a register write, otherwise it is a register read.
		0	The user command is a read operation
		1	The user command is a write operation
29	ACK		Acknowledge bit. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved		Reserved
25-21	REGADR		Register address bits. This field specifies the PHY register to be accessed for this transaction
20-16	PHYADR		PHY address bits. This field specifies the PHY to be accesses for this transaction
15-0	DATA		User data bits. These bits specify the data value read from or to be written to the specified PHY register.



6.15 MDIO User PHY Select Register 1 (USERPHYSEL1)

	• •	guic roo. MD			
31					8
			Reserve	ed	
			R-0		
7	6	5	4		0
LINKSEL	LINKINTENB	Reserved		PHYADRMON	
R/W-0	R/W-0	R-0		R/W-0	

Figure 100. MDIO User PHY Select Register 1 (USERPHYSEL1)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 110. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved		Reserved
7	LINKSEL		Link status determination select bit. Default value is 0 which implies that the link status is determined by the MDIO state machine. This is the only option supported on this device.
6	LINKINTENB		Link change interrupt enable. Set to 1 to enable link change status interrupts for PHY address specified in PHYADRMON. Link change interrupts are disabled if this bit is set to 0.
		0	Link change interrupts are disabled
		1	Link change status interrupts for PHY address specified in PHYADDRMON bits are enabled
5	Reserved		PHY address whose link status is to be monitored
4-0	PHYADRMON		PHY address whose link status is to be monitored



Appendix A Glossary

- **Broadcast MAC Address** A special Ethernet MAC address used to send data to all Ethernet devices on the local network. The broadcast address is FFh-FFh-FFh-FFh-FFh. The LSB of the first byte is odd, qualifying it as a group address; however, its value is reserved for broadcast. It is classified separately by the EMAC.
- **Descriptor (Packet Buffer Descriptor)** A small memory structure that describes a larger block of memory in terms of size, location, and state. Descriptors are used by the EMAC and application to describe the memory buffers that hold Ethernet data.
- **Device** In this document, device refers to the TMS320TCI6487/88 processor.
- Ethernet MAC Address (MAC Address)— A unique 6-byte address that identifies an Ethernet device on the network. In an Ethernet packet, a MAC address is used twice, first to identify the packets destination, and second to identify the packets sender or source. An Ethernet MAC address is normally specified in hexadecimal, using dashes to separate bytes. For example, 08h-00h-28h-32h-17h-42h.

The first three bytes normally designate the manufacturer of the device. However, when the first byte of the address is odd (LSB is 1), the address is a group address (broadcast or multicast). The second bit specifies whether the address is globally or locally administrated (not considered in this document).

- Ethernet Packet (Packet)— An Ethernet packet is the collection of bytes that represents the data portion of a single Ethernet frame on the wire.
- **Full Duplex** Full duplex operation allows simultaneous communication between a pair of stations using point-to-point media (dedicated channel). Full duplex operation does not require that transmitters defer, nor do they monitor or react to receive activity, as there is no contention for a shared medium in this mode. Full duplex mode can only be used when all of the following are true:
 - The physical medium is capable of supporting simultaneous transmission and reception without interference.
 - There are exactly two stations connected with a full duplex point-to-point link. As there is no
 contention for use of a shared medium, the multiple access (i.e., CSMA/CD) algorithms are
 unnecessary.
 - Both stations on the LAN are capable of, and have been configured to use, full duplex operation.

The most common configuration envisioned for full duplex operation consists of a central bridge (also known as a switch) with a dedicated LAN connecting each bridge port to a single device. Full duplex operation constitutes a proper subset of the MAC functionality required for half duplex operation.

- **Half Duplex** In half duplex mode, the CSMA/CD media access method is the means by which two or more stations share a common transmission medium. To transmit, a station waits (defers) for a quiet period on the medium, that is, no other station is transmitting. It then sends the intended message in bit-serial form. If, after initiating a transmission, the message collides with that of another station, then each transmitting station intentionally transmits for an additional predefined period to ensure propagation of the collision throughout the system. The station remains silent for a random amount of time (backoff) before attempting to transmit again.
- **Host** The host is an intelligent system resource that configures and manages each communications control module. The host is responsible for allocating memory, initializing all data structures, and responding to port (EMAC) interrupts. In this document, host refers to the TMS320TCI6487/88 device.
- **Jabber** A condition wherein a station transmits for a period of time longer than the maximum permissible packet length, usually due to a fault condition.
- Link— The transmission path between any two instances of generic cabling.



- Multicast MAC Address— A class of MAC address that sends a packet to potentially more than one recipient. A group address is specified by setting the LSB of the first MAC address byte. Thus, 01h-02h-03h-04h-05h-06h is a valid multicast address. Typically, an Ethernet MAC looks for only certain multicast addresses on a network to reduce traffic load. The multicast address list of acceptable packets is specified by the application.
- Physical Layer and Media Notation— To identify different Ethernet technologies, a simple, three-field, type notation is used. The Physical Layer type used by the Ethernet is specified by these fields: <data rate in Mb/s><medium type><maximum segment length (100m)>

The definitions for the technologies mentioned in this guide are as follows:

Term	Definition
10Base-T	IEEE 802.3 Physical Layer specification for a 10 Mb/s CSMA/CD local area network over two pairs of twisted-pair telephone wire.
100Base-T	IEEE 802.3 Physical Layer specification for a 100 Mb/s CSMA/CD local area network over two pairs of Category 5 unshielded twisted-pair (UTP) or shielded twisted-pair (STP) wire.
1000Base-T	IEEE 802.3 Physical Layer specification for a 1000 Mb/s CSMA/CD LAN using four pairs of Category 5 balanced copper cabling.
Twisted pair	A cable element that consists of two insulated conductors twisted together in a regular fashion to form a balanced transmission line.

Table 111. Physical Layer Definitions

Port— Ethernet device.

Promiscuous Mode— EMAC receives frames that do not match its address.



Revision History

This revision history highlights the technical changes made to the document in this revision.

EMAC/MDIO Revision History

See	Additions/Modifications/Deletions
Table 44	Modified MPY bit values in Auxiliary Configuration Register (AUX_CFG) Field Descriptions

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated