Functional Safety Information

ISO7760/ISO7760-Q1 Functional Safety FIT Rate, FMD and Pin FMA



Vikas Kumar Thawani

Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
2.1 16-QSOP (SSOP) Package	
2.2 16-SOIC (wide-body SOIC) Package	2
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
4.1 16-QSOP (SSOP) and 16-DW (wide-body SOIC) Package	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for ISO7760/ISO7760-Q1 (16-QSOP and 16-DW package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

ISO7760/ISO7760-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates 2.1 16-QSOP (SSOP) Package

This section provides Functional Safety Failure In Time (FIT) rates for 16-QSOP package of ISO7760/ISO7760-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	13
Die FIT Rate	4
Package FIT Rate	9

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 292 mW

Climate type: World-wide Table 8

Package factor (lambda 3): Table 17b

Substrate Material: FR4

EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category Reference FIT Rate		Reference Virtual T _J
	CMOS, BICMOS	25 FIT	55 °C
5	Digital, analog / mixed	23 FII	55 C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 16-SOIC (wide-body SOIC) Package

This section provides Functional Safety Failure In Time (FIT) rates for the 16-SOIC package of ISO7760/ISO7760-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	28
Die FIT Rate	3
Package FIT Rate	25

The failure rate and mission profile information in Table 2-3 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 292 mW

Climate type: World-wide Table 8Package factor (lambda 3): Table 17b

Substrate Material: FR4

· EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
	CMOS, BICMOS	25 FIT	FE °C
5	Digital, analog / mixed	25 FII	55 °C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for ISO7760/ISO7760-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
OUT state undetermined	35%
OUT not in timing or voltage specification	30%
OUT stuck to default state	25%
OUT stuck high	5%
OUT stuck low	5%

The FMD in Table 3-1 excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the ISO7760/ISO7760-Q1 (16-QSOP and 16-DW package). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (seeTable 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1. Note that when pin short to ground case is discussed, only same side ground shorts are considered.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality
В	No device damage, but loss of functionality
С	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

4.1 16-QSOP (SSOP) and 16-DW (wide-body SOIC) Package

Figure 4-1 shows the ISO7760/ISO7760-Q1 pin diagram for both the 16-QSOP and 16-DW packages. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the ISO7760/ISO7760-Q1 data sheet.




Figure 4-1. Pin Diagram (16-QSOP and 16-DW) Package



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
V _{CC1}	1	No power to the device on side-1. Observe that the absolute maximum ratings for all pins of the device are met; otherwise device damage may be plausible.	А
INA	2	Input signal shorted to ground, so output (OUTA) stuck to low. Communication from INA to OUTA corrupted.	В
INB	3	Input signal shorted to ground, so output (OUTB) stuck to low. Communication from INB to OUTB corrupted.	В
INC	4	Input signal shorted to ground, so output (OUTC) stuck to low. Communication from INC to OUTC corrupted.	В
IND	5	Input signal shorted to ground, so output (OUTD) stuck to low. Communication from IND to OUTD corrupted.	В
INE	6	Input signal shorted to ground, so output (OUTE) stuck to low. Communication from INE to OUTE corrupted.	В
INF	7	Input signal shorted to ground, so output (OUTF) stuck to low. Communication from INF to OUTF corrupted.	В
GND1	8	Device continues to function as expected. Normal operation.	D
GND2	9	Device continues to function as expected. Normal operation.	D
OUTF	10	OUTF stuck low. Data communication from INF to OUTF lost. Device damage possible if INF is driven high for extended period of time.	А
OUTE	11	OUTE stuck low. Data communication from INE to OUTE lost. Device damage possible if INE is driven high for extended period of time.	А
OUTD	12	OUTD stuck low. Data communication from IND to OUTD lost. Device damage possible if IND is driven high for extended period of time.	А
OUTC	13	OUTC stuck low. Data communication from INC to OUTC lost. Device damage possible if INC is driven high for extended period of time.	А
OUTB	14	OUTB stuck low. Data communication from INB to OUTB lost. Device damage possible if INB is driven high for extended period of time.	А
OUTA	15	OUTA stuck low. Data communication from INA to OUTA lost. Device damage possible if INA is driven high for extended period of time.	А
V _{CC2}	16	No power to the device on side-2. OUTx pins state undetermined.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

		rubic + 0.1 iii 1 iii A for Bevice 1 iii 3 Open Giroatica	
Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
V _{CC1}	1	Operation undetermined. Either device is unpowered and OUTx=default logic state or through internal ESD diode on any IN pin, device can power up if any IN is driven to logic high. If IN has current sourcing capability to provide regular operating current of device, ESD diode conducts that current and device damage plausible.	A
INA	2	No communication to INA channel possible. OUTA stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
INB	3	No communication to INB channel possible. OUTB stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
INC	4	No communication to INC channel possible. OUTC stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
IND	5	No communication to IND channel possible. OUTD stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
INE	6	No communication to INE channel possible. OUTE stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
INF	7	No communication to INF channel possible. OUTF stuck to default state (High for ISO7760-Q1 and Low for ISO7760F-Q1).	В
GND1	8	Device unpowered on side1. OUTx go to default state.	В
GND2	9	Device unpowered on side2. OUTx state undetermined.	В
OUTF	10	State of OUTF undetermined. Data communication from INF to OUTF lost.	В



Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUTE	11	State of OUTE undetermined. Data communication from INE to OUTE lost.	В
OUTD	12	State of OUTD undetermined. Data communication from IND to OUTD lost.	В
OUTC	13	State of OUTC undetermined. Data communication from INC to OUTC lost.	В
OUTB	14	State of OUTB undetermined. Data communication from INB to OUTB lost.	В
OUTA	15	State of OUTA undetermined. Data communication from INA to OUTA lost.	В
V _{CC2}	16	Device unpowered on side-2 and state of OUTx undetermined.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
V _{CC1}	1	INA	Input signal shorted to supply, so output (OUTA) stuck to high. Communication from INA to OUTA corrupted.	В
INA	2	INB	Communication corrupted for either INA or INB channel.	В
INB	3	INC	Communication corrupted for either INC or INB channel.	В
INC	4	IND	Communication corrupted for either INC or IND channel.	В
IND	5	INE	Communication corrupted for either INE or IND channel.	В
INE	6	INF	Communication corrupted for either INE or INF channel.	В
INF	7	GND1	Input signal shorted to supply, so output (OUTF) stuck to high. Communication from INF to OUTF corrupted.	В
GND1	8	INF	Already considered in above row.	В
GND2	9	OUTF	OUTF stuck low. Data communication from INF to OUTF lost. Device damage possible if INF is driven high for extended period of time.	А
OUTF	10	OUTE	Communication corrupted for either OUTF or OUTE channel. Device damage possible if INF and INE try to drive opposite logic state for extended duration creating a short between supply and ground on side-2.	А
OUTE	11	OUTD	Communication corrupted for either OUTE or OUTD channel. Device damage possible if INE and IND try to drive opposite logic state for extended duration creating a short between supply and ground on side-2.	А
OUTD	12	OUTC	Communication corrupted for either OUTD or OUTC channel. Device damage possible if INC and IND try to drive opposite logic state for extended duration creating a short between supply and ground on side-2.	A
OUTC	13	OUTB	Communication corrupted for either OUTC or OUTB channel. Device damage possible if INC and INB try to drive opposite logic state for extended duration creating a short between supply and ground on side-2.	А
OUTB	14	OUTA	Communication corrupted for either OUTA or OUTB channel. Device damage possible if INA and INB try to drive opposite logic state for extended duration creating a short between supply and ground on side-2.	А
OUTA	15	V _{CC2}	OUTA stuck high. Data communication from INA to OUTA lost. Device damage possible if INA is driven low for extended period of time.	А
V _{CC2}	16	OUTA	Already considered in above row.	А

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
V _{CC1}	1	No effect. Normal operation.	D
INA	2	INA pin stuck high. Communication corrupted. OUTA state high.	В
INB	3	INB pin stuck high. Communication corrupted. OUTB state high.	В
INC	4	INC pin stuck high. Communication corrupted. OUTC state high.	В
IND	5	IND pin stuck high. Communication corrupted. OUTD state high.	В
INE	6	INE pin stuck high. Communication corrupted. OUTE state high.	В
INF	7	INF pin stuck high. Communication corrupted. OUTF state high.	В
GND1	8	Device unpowered on side1. OUTx go to default state.	В
GND2	9	Device unpowered on side2. OUTx state undetermined.	В
OUTF	10	OUTF stuck high. Communication disrupted. If INF is low for extended duration, OUTF being stuck high creates a short and can damage the device.	А
OUTE	11	OUTE stuck high. Communication disrupted. If INE is low for extended duration, OUTE being stuck high creates a short and can damage the device.	А
OUTD	12	OUTD stuck high. Communication disrupted. If IND is low for extended duration, OUTD being stuck high creates a short and can damage the device.	А
OUTC	13	OUTC stuck high. Communication disrupted. If INC is low for extended duration, OUTC being stuck high creates a short and can damage the device.	А



Table 4-5. Pin FMA for Device Pins Short-Circuited to supply (continued)

rable 4-0.1 in 1 mix for bevice 1 in 3 offort-officiated to supply (continued)			
Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUTB	14	OUTB stuck high. Communication disrupted. If INB is low for extended duration, OUTB being stuck high creates a short and can damage the device.	А
OUTA	15	OUTA stuck high. Communication disrupted. If INA is low for extended duration, OUTA being stuck high creates a short and can damage the device.	А
V _{CC2}	16	Device continues to function as expected. Normal operation.	D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated