Errata **MSP430L092 Microcontroller**

TEXAS INSTRUMENTS

ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

Table of Contents

1 Functional Advisories	<mark>2</mark>	2
2 Preprogrammed Software Advisories	<mark>2</mark>	,
3 Debug Only Advisories		
4 Fixed by Compiler Advisories		
5 Nomenclature, Package Symbolization, and Revision Identification	3	5
5.1 Device Nomenclature		
5.2 Package Markings	3	3
5.3 Memory-Mapped Hardware Revision (TLV Structure)		
6 Advisory Descriptions		
7 Revision History		



1 Functional Advisories

Advisories that affect the device's operation, function, or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev E	Rev D
APOOL8	1	\checkmark
CPU46	1	✓
EEM18	1	✓
PORT19	1	\checkmark

2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

The device does not have any errata for this category.

3 Debug Only Advisories

Advisories that affect only debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev E	Rev D
EEM23	1	1

4 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

 \checkmark The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev E	Rev D
CPU21	1	1
CPU22	1	1

Refer to the following MSP430 compiler documentation for more details about the CPU bugs workarounds.

TI MSP430 Compiler Tools (Code Composer Studio IDE)

- MSP430 Optimizing C/C++ Compiler: Check the --silicon_errata option
- MSP430 Assembly Language Tools

MSP430 GNU Compiler (MSP430-GCC)

- MSP430 GCC Options: Check -msilicon-errata= and -msilicon-errata-warn= options
- MSP430 GCC User's Guide

IAR Embedded Workbench

IAR workarounds for msp430 hardware issues

5 Nomenclature, Package Symbolization, and Revision Identification

The revision of the device can be identified by the revision letter on the Package Markings or by the HW_ID located inside the TLV structure of the device.

5.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS - Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

Support tool naming prefixes:

X: Development-support product that has not yet completed Texas Instruments internal qualification testing.

null: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.


Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.

5.2 Package Markings

PW14

TSSOP (PW), 14 Pin



5.3 Memory-Mapped Hardware Revision (TLV Structure)

This device does not support reading the hardware revision from memory.

Further guidance on how to locate the TLV structure and read out the HW_ID can be found in the device User's Guide.

6 Advisory Descriptions



o Advisory Descriptions						
APOOL8	APOOL Module					
Category	Functional					
Function	APOOL Comparator output edge may not be detected					
Description	If the APOOL uses the Digital Filtering feature, after each reconfiguration of the the APCTL and APCNF registers, the Comparator output edge will not be correctly detected.					
Workaround	 After any new configuration of APCTL or APCNF register, always execute a 'dummy write' instruction to APCTL (or low byte APCNF) which triggers a 'Reset of Deglitch filter' event. (e.g. 'bis' to read-only LCMP bit: bis.w #0010h,&APCNF) Disable the Digital Filter by reseting DFSETx bits. 					
	For detailed workaround guidance, refer to MSP430x09x Analog Pool: Feature Set and Advanced Use.					
CPU21	CPU Module					
Category	Compiler-Fixed					
Function	Using POPM instruction on Status register may result in device hang up					
Description	When an active interrupt service request is pending and the POPM instruction is used to set the Status Register (SR) and initiate entry into a low power mode , the device may hang up.					
Workaround	None. It is recommended not to use POPM instruction on the Status Register.					
	Refer to the table below for compiler-specific fix implementation information.					
	IDE/Compiler	Version Number	Notes			
	IAR Embedded Workbench	Not affected				
	TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below silicon_errata=CPU21			

CPU22 CPU Module

Category Compiler-Fixed

GCC)

Function Indirect addressing mode with the Program Counter as the source register may produce unexpected results

MSP430-GCC 4.9 build 167 or later

Description When using the indirect addressing mode in an instruction with the Program Counter (PC) as the source operand, the instruction that follows immediately does not get executed. For example in the code below, the ADD instruction does not get executed.

mov	@PC,	R7		
add	#1h,	R4		

MSP430 GNU Compiler (MSP430-

Workaround

Category

Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below silicon_errata=CPU22
MSP430 GNU Compiler (MSP430- GCC)	MSP430-GCC 4.9 build 167 or later	

CPU46 CPU Module

Functional

Function POPM peforms unexpected memory access and can cause VMAIFG to be set

Description When the POPM assembly instruction is executed, the last Stack Pointer increment is followed by an unintended read access to the memory. If this read access is performed on vacant memory, the VMAIFG will be set and can trigger the corresponding interrupt (SFRIE1.VMAIE) if it is enabled. This issue occurs if the POPM assembly instruction is performed up to the top of the STACK.

Workaround If the user is utilizing C, they will not be impacted by this issue. All TI/IAR/GCC pre-built libraries are not impacted by this bug. To ensure that POPM is never executed up to the memory border of the STACK when using assembly it is recommended to either

Initialize the SP to
 TOP of STACK - 4 bytes if POPM.A is used
 TOP of STACK - 2 bytes if POPM.W is used

OR

2. Use the POPM instruction for all but the last restore operation. For the last restore operation use the POP assembly instruction instead.

For instance, instead of using:

POPM.W #5,R13

Use:

```
POPM.W #4,R12
POP.W R13
```

Refer to the table below for compiler-specific fix implementation information.



IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.
TI MSP430 Compiler Tools (Code Composer Studio)	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.
MSP430 GNU Compiler (MSP430- GCC)	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.

EEM18	EEM Module				
Category	Functional				
Function	RST/NMI pin becomes nonfunctional after download to external memory				
Description	After the procedure to download to external memory, the RST/NMI pin cannot be used to restart the device and download the code from the external memory into RAM.				
Workaround	Power cycle the device to re-enable the RST/NMI functionality after the download to external memory.				
EEM23	EEM Module				
Category	Debug				
Function	EEM triggers incorrectly when modules using wait states are enabled				
Description	When modules using wait states (USB, MPY, CRC and FRAM controller in manual mode) are enabled, the EEM may trigger incorrectly. This can lead to an incorrect profile counter value or cause issues with the EEMs data watch point, state storage, and breakpoint functionality.				
Workaround	None.				
	Note This erratum affects debug mode only.				
PORT19	PORT Module				
Category	Functional				
Function	Port interrupt may be missed on entry to LPMx.5				
Description	If a port interrupt occurs within a small timing window (~1MCLK cycle) of the device entry into LPM3.5 or LPM4.5, it is possible that the interrupt is lost. Hence this interrupt will not trigger a wakeup from LPMx.5.				
Workaround	None				

Page



7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	Changes from February	20, 2020 to Ma	ay 11, 2021
--	------------------------------	----------------	-------------

•	Changed the document format and structure; updated the numbering format for tables, figures, and cross	
	references throughout the document	.4

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated