

# ESP430CE1, ESP430CE1A, ESP430CE1B Peripheral Modules

This document describes the ESP430CE1, ESP430CE1A, and ESP430CE1B modules. These modules incorporate the SD16, hardware multiplier, and ESP430 embedded processor engine for use in single-phase energy metering applications.

- The ESP430CE1 is implemented in the MSP430FE42x devices.
- The ESP430CE1A is implemented in the MSP430FE42xA devices.
- The ESP430CE1B is implemented in the MSP430FE42x2 devices.

**NOTE:** The ESP430CE1B does not support current I<sub>2</sub>.

The ESP430CE1B is functionally similar to the ESP430CE1A, except that ESP430CE1B supports only one current channel. Therefore, any references in this document to current  $I_2$  or tamper detection and their associated flags do not apply to the ESP430CE1B.

#### Contents

1	ESP43	30CE1, ESP430CE1A, and ESP430CE1B Introduction	3
2	ESP43	30CE1, ESP430CE1A, and ESP430CE1B Operation	6
	2.1	ESP430 Operation and Access	6
	2.2	ESP430 Modes of Operation	7
	2.3	ESP430CE1, ESP430CE1A, and ESP430CE1B Mailbox Communication	8
	2.4	Sampling Rate	11
	2.5	Reasons for False Measurements	12
	2.6	ESP430 Energy Measurement Configurations	13
	2.7	Meter Constants and the ESP430	14
	2.8	ESP430CE1 Parameter Register Description	15
	2.9	Detection of Zero Crossing	29
	2.10	Common Mode Rejection (ESP430CE1A and ESP430CE1B)	30
	2.11	Maximum Spike for V <sub>1</sub> Filter (ESP430CE1A and ESP430CE1B)	31
	2.12	Common Mode Rejection Ratio (ESP430CE1A and ESP430CE1B)	32
	2.13	ESP430CE1, ESP430CE1A, and ESP430CE1B Return Registers Description	34
	2.14	ESP430CE1A Calibration	49
3	ESP43	30CE1, ESP430CE1A, and ESP430CE1B Registers	53
	3.1	ESPCTL, ESP430 Control Register	55
	3.2	MBCTL, Mailbox Control Register	56
	3.3	MBIN0, Incoming Command Mailbox Register	57
	3.4	MBIN1, Incoming Data Mailbox Register	
	3.5	MBOUT0, Outgoing Command Mailbox Register	57
	3.6	MBOUT1, Outgoing Data Mailbox Register	
	3.7	ESP430_CTRL0, ESP430 Control Parameter Register	<b>58</b>
	3.8	EVENT, ESP430 Event Message Enable Parameter Register	59
	3.9	ESP430_STAT0, ESP430 Status Return Register 0	61
	3.10	ESP430_STAT1, ESP430 Status Return Register 1	63

#### List of Figures

1 ESP430CE1 and ESP430CE1A Block Diagram...... 4



2	ESP430CE1B Block Diagram	. 5
3	Module Control and Value Access Registers	. 7
4	ESP430 Operational State Diagram	. 7
5	Common-Mode Influence to the Current Path	30
6	E-Meter Error Due to CMRR	30
7	ESPCTL Register	55
8	MBCTL Register	56
9	MBIN0 Register	57
10	MBIN1 Register	
11	MBOUT0 Register	57
12	MBOUT1 Register	57
13	ESP430_CTRL0 Register	58
14	EVENT Register	59
15	ESP430_STAT0 Register	61
16	ESP430_STAT1 Register	63

## List of Tables

1	ESP430 Operational Mode Summary	. 8
2	Mailbox Control Commands	. 8
3	Mailbox Parameter Commands	10
4	Mailbox Return Commands	11
5	ESP430 Timebase and ADC Repetition Frequencies	11
6	Minimum MCLK Frequency (SD16OSRx = 256)	12
7	Measurement Configuration Summary	13
8	ESP430 Treatment of Negative Active Energy	13
9	ESP430_CTRL0 Summary	15
10	ESP430_STAT0 Bit Summary	34
11	ESP430_STAT1 Bit Summary	35
12	Four Quadrant Energy Measurement IEC 62053-23	44
13	Control Registers	53
14	Parameter Registers	53
15	Return Registers	54
16	ESPCTL Register Field Descriptions	55
17	MBCTL Register Field Descriptions	56
18	ESP430_CTRL0 Register Field Descriptions	58
19	EVENT Register Field Descriptions	59
20	ESP430_STAT0 Register Field Descriptions	61
21	ESP430_STAT1 Register Field Descriptions	63

## Trademarks

All trademarks are the property of their respective owners.



Texas

TRUMENTS

### 1 ESP430CE1, ESP430CE1A, and ESP430CE1B Introduction

The ESP430CE1, ESP430CE1A, and ESP430CE1B modules perform energy metering calculations independent of the CPU. The modules include the SD16 module, hardware multiplier module, and the ESP430 embedded signal processor.

Features of the ESP430CE1, ESP430CE1A, and ESP430CE1B include:

- Complete analog and digital functionality for single-phase metering [2-wire and 3-wire (not available on ESP430CE1B) applications]
- Tamper detection functionality (not available on ESP430CE1B)
- Built-in calibration features and flexible user-configurable system setup
- Integrated analog front end (AFE) for voltage and current sampling
- Independently configurable analog input gain and oversampling ratio
- Software selectable internal or external voltage reference
- Built-in temperature sensor
- Integrated processing for metering calculations including active, apparent and reactive energies, power factor, line frequency, and so on.
- Direct interface to hardware multiplier module

Figure 1 shows the block diagram of the ESP430CE1 and ESP430CE1A module. Figure 2 shows the block diagram of the ESP430CE1B module.






Figure 1. ESP430CE1 and ESP430CE1A Block Diagram








Figure 2. ESP430CE1B Block Diagram

The following are the key differences and improvements in the ESP430CE1A and ESP430CE1B in comparison to the ESP430CE1:

- Spikes on voltage V<sub>1</sub> can disturb the measurement of the mains period leading to incorrect results that use this information. A programmable V<sub>1</sub> filter can be used to eliminate such spikes. See Section 2.11 for details.
- The reactive energy algorithm is improved and the result is signed. See Section 2.13.5 for details.
- The apparent energy algorithm is improved and calculated using reactive and active energy.
- The three ADC offsets N<sub>V1SC</sub>, N<sub>I1SC</sub>, and N<sub>I2SC</sub> to measure V<sub>1</sub>, I<sub>1</sub>, and I<sub>2</sub>, respectively, are initialized with zero instead of measuring them with the ADC inputs shorted. See Section 2.8.1 for details.
- The ADC values for the I<sub>1</sub> and I<sub>2</sub> samples are saturated to 7FFFh (maximum positive value) and 8000h (maximum negative value) during sample preparation (saturation).
- A watchdog function observes the zero crossing of V<sub>1</sub>. If zero crossings are missing (for example, due to a defective resistor divider) the watchdog expires and triggers the DC removal calculations associated with a zero crossing.
- The RMS values of  $I_1$  and  $I_2$  are calculated independently of each other and are represented as 32-bit values (format +15.16).
- The RMS values of I<sub>1</sub> and I<sub>2</sub> are calculated using apparent power and the RMS value of V<sub>1</sub>. See Section 2.13.13 for details.
- If voltage V1is disconnected and a supply voltage is still provided to the ESP430CE1A and ESP430CE1B, the RMS values of I<sub>1</sub> and I<sub>2</sub> are calculated using the root mean square of the measured current samples. This allows the CPU to calculate an energy value with a nominal voltage value for V<sub>1</sub>.
- The calculated dc offsets for I<sub>1</sub>, I<sub>2</sub>, and V<sub>1</sub> are not cleared when the ESP430CE1A and ESP430CE1B comes out of Idle mode.
- The influence of the voltage ADC to the two current ADCs can be eliminated by a selectable hardwarespecific value at address CORRCOMP. If it is zero, no common mode correction is used. Additionally, the flag I2CMRR in register ESP430\_CTRL0 can switch off the correction for current path I<sub>2</sub>. See Section 2.12 for details.
- Interrupts are generated for both positive and negative energies and are indicated by the flag ILNEGFG.

## 2 ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

The ESP430CE1, ESP430CE1A, and ESP430CE1B module is configured with user software. The setup and operation of the ESP430CE1, ESP430CE1A, and ESP430CE1B are discussed in the following sections.

## 2.1 ESP430 Operation and Access

The ESP430 controls the analog sampling of the module and performs the metering calculations in parallel to CPU activity. This includes dedicated access to the SD16 and hardware multiplier modules when the ESP430 is enabled. In this case, the CPU cannot control or access the SD16 or the hardware multiplier.

**NOTE:** Suspending the ESP430

The ESP430 can be suspended by setting ESPSUSP in ESPCTL. After ESPSUSP = 1, wait 9 MCLK cycles before the CPU accesses the SD16 or hardware multiplier modules.

ESP430 setup, control, and access are provided by accessing data and control registers. These registers fall into three categories: control and mailbox registers, parameter registers, and return registers.



Figure 3 shows the communication links connecting each category with the ESP430 and CPU.




Figure 3. Module Control and Value Access Registers

The CPU controls the operation of the ESP430, which in turn controls the analog sampling and data processing of the metering analog front-end. The ESP430 also performs all parameter calculations such as active energy, apparent energy, power factor, and so on. Operation of the ESP430 is performed using the ESPCTL register.

### 2.2 ESP430 Modes of Operation

Figure 4 shows the ESP430 operating modes.




Figure 4. ESP430 Operational State Diagram

Modes are entered through commands sent by the CPU. These commands are transmitted to the ESP430 using the mailbox communication architecture. Table 1 defines these modes.

TEXAS INSTRUMENTS

www.ti.com

Mode	Command	Function
		ESP430CE1 module is reset:
RESET	mRESET	Parameter registers are initialized.
		Return registers are cleared. Upon completion, INIT mode is entered.
INIT	mINIT	Internal offset calibration of the AFE is performed. Offset of each SD16 channel is measured and stored using the shunted ADC input. Upon completion, the IDLE mode is entered.
		Operation of the ESP430 is halted. The following actions are performed in IDLE mode before halt:
	mSET_MODE (IDLE)	<ul> <li>Status bits in ESP430_STAT0 are cleared.</li> </ul>
		SD16 conversions are stopped.
IDLE		<ul> <li>ESP430 data processing is stopped.</li> <li>IDLE mode is exited by CPU-issued command.</li> </ul>
		ESP430CE1: the RAM is cleared completely.
		ESP430CE1A and ESP430CE1B: the RAM is cleared with the exception of the dc offset registers for $I_1$ , $I_2$ , and $V_1$ . This allows fast return to full accuracy of the ADCs.
MEASURE	mSET_MODE (MEASURE)	SD16 conversions active; all metering calculations are performed continuously and written to the return registers.
CALIBRATION	mSET_MODE (CALIBRATION)	Calibration of analog front-end and all meter parameters active. Used during production for the purpose of calibrating meter-specific performance and constants. Upon completion, IDLE mode is entered.

#### Table 1. ESP430 Operational Mode Summary

## 2.3 ESP430CE1, ESP430CE1A, and ESP430CE1B Mailbox Communication

The CPU communicates with the ESP430 via the mailbox register architecture. Incoming (ESP430 to CPU) and outgoing (CPU to ESP430) mailboxes are used to control the operation of the ESP430 and for access to parameter registers. Three groups of mailbox commands are implemented:

- Control Commands: Request defined action of the ESP430 (Outgoing) (see Section 2.3.1)
- Parameter Commands: Modify parameter register values (Outgoing) (see Section 2.3.3)
- Return Commands: Acknowledge or Notification by the ESP430 (Incoming) (see Section 2.3.4)

A total of four 16-bit registers support incoming messages (MBIN0, MBIN1) and outgoing messages (MBOUT0, MBOUT1). The use of each mailbox register is described in the following sections.

#### 2.3.1 Control Commands

Mailbox control commands are sent by the CPU and define actions to be performed by the ESP430. Table 2 lists the available control commands.

Control	MBOUT	0 Value		
Command	ESP430CE1	ESP430CE1A, ESP430CE1B	MBOUT1 Value	Description
mRESET	0001h	0001h	N/A	ESP430 enters RESET mode. No acknowledge is returned to the CPU.
mSET_MODE 0003h 000		0003h	0:IDLE 2:CALIBRATION 4:MEASURE 6:RESET 8:INIT	ESP430 enters the specified mode. No acknowledge is returned to the CPU. RESET and INIT can also be entered by using commands mRESET and mINIT, respectively.
mCLR_EVENT	0005h	0005h	16-bit value specifying event flags to be cleared	Flags are cleared in ESP430_STAT0.
mINIT	0007h	0007h	N/A	ESP430 enters INIT mode. No acknowledge is returned to the CPU.

#### **Table 2. Mailbox Control Commands**

Control	MBOUT	0 Value				
Command	ESP430CE1	ESP430CE1A, ESP430CE1B	MBOUT1 Value	Description		
mTEMP 0009h 0009h N		N/A	Request integrated temperature measurement. ESP430 returns mTEMPRDY in MBIN0 and conversion result in MBIN1.			
mSWVERSION	000Bh	000Bh	N/A	Request ESP430 firmware version. ESP430 returns mSWRDY in MBIN0 and version value in MBIN1. The ESP430 expects the CPU to accept an immediate mail return after the mSWVERSION command is issued.		
mREAD_PARAM	000Dh	000Dh	Address value of parameter register to be read. See Table 3 for a complete list of parameter registers and their address values.	Read parameter register. ESP430 returns mPARAMRDY in MBIN0 and the parameter register value in MBIN1. The ESP430 expects the CPU to accept an immediate mail return after the mREAD_PARAM command is issued.		
ml2 <sup>(1)</sup>	000Fh	000Fh	N/A	Single measurement on I <sub>2</sub> channel		
ml2_CONT <sup>(1)</sup>	N/A	0011h	N/A	Continuous measurement on I <sub>2</sub> channel		
mLOAD_PC	0011h	0013h	Start address of called subroutine			
mSET_RES_SC	N/A	0015h	N/A	For test purposes only		

Table 2. Mailbox Control Commands (continued)

<sup>(1)</sup> Not present in the ESP430CE1B

NOTE: Clearing ESP430\_STAT0 Event Flags with mCLR\_EVENT

Not all flags can be reset by the CPU due to independent activity by the ESP430. These flags include I2GTI1FG, ZXLDFG, ZXTRFG, and ACTIVEFG. See the description of the individual flags for details.

### 2.3.2 Temperature Measurement and the ESP430

A temperature measurement is triggered with the mTEMP command sent to the ESP430. With the next zero crossing of the signal on  $V_1$ , an internal temperature measurement is performed. Upon completion, the mTEMPRDY command is returned in MBIN0 along with the 16-bit result in MBIN1. The temperature is calculated using the following equation.

$$T [^{\circ}C] = (MBIN1) \times \frac{V_{\text{REF}} [V] \times 1000}{65535 \times T_{c} [mV/K]} - \frac{V_{\text{OFFSET}} [mV]}{T_{c} [mV/K]} - 273 [^{\circ}C]$$

The parameters  $T_c$  and  $V_{\text{OFFSET}}$  refer to the temperature sensor. See the device-specific data sheet for more information.

### 2.3.3 Parameter Commands

The parameter commands are used by the CPU to access the ESP430 parameter registers. See Section 2.8 for detailed description of each parameter register value. Table 3 lists each parameter command. In each instance, MBOUT1 contains the data value to be written to the specified parameter register and is not shown.

(1)

#### Table 3. Mailbox Parameter Commands

Parameter Command	Target Register	MBOUT0 Value Register Pointer
mSET_CTRL0	ESP430_CTRL0	0200h
mSET_CTRL1 <sup>(1)</sup>	ESP430_CTRL1	0202h
mSET_EVENT	EVENT	0204h
mSET_PHASECORR1	PHASECORR1	0206h
mSET_PHASECORR2 <sup>(2)</sup>	PHASECORR2	0208h
mSET_V1OFFSET	V10FFSET	020Ah
mSET_I1OFFSET	I1OFFSET	020Ch
mSET_I2OFFSET <sup>(2)</sup>	I2OFFSET	020Eh
mSET_ADAPTI1	ADAPTI1	0210h
mSET_ADAPTI2 <sup>(2)</sup>	ADAPTI2	0212h
mSET_GAINCORR1	GAINCORR1	0214h
mSET_POFFSET1_LO	POFFSET1_LO	0216h
mSET_POFFSET1_HI	POFFSET1_HI	0218h
mSET_GAINCORR2 <sup>(2)</sup>	GAINCORR2	021Ah
mSET_POFFSET2_LO <sup>(2)</sup>	POFFSET2_LO	021Ch
mSET_POFFSET2_HI <sup>(2)</sup>	POFFSET2_HI	021Eh
mSET_INTRPTLEVL_LO	INTRPTLEVL_LO	0220h
mSET_INTRPTLEVL_HI	INTRPTLEVL_HI	0222h
mSET_CALCYCLCNT	CALCYCLCNT	0224h
mSET_STARTCURR_FRAC	STARTCURR_FRAC	0226h
mSET_STARTCURR_INT	STARTCURR_INT	0228h
mSET_NOMFREQ	NOMFREQ	022Ah
mSET_VDROPCYCLS	VDROPCYCLS	022Ch
mSET_RATIOTAMP <sup>(2)</sup>	RATIOTAMP	022Eh
mSET_ITAMP <sup>(2)</sup>	ITAMP	0230h
mSET_VDROPDLEVEL	VDROPDLEVEL	0232h
mSET_VPEAKLEVEL	VPEAKLEVEL	0234h
mSET_IPEAKLEVEL	IPEAKLEVEL	0236h
mSET_DCREMPER	DCREMPER	0238h
mSET_DELTAV1MAX <sup>(1)</sup>	DELTAV1MAX	023Ah
mSET_CORRCOMP <sup>(1)</sup>	CORRCOMP	023Ch
mSET_FADCU <sup>(1)</sup>	FADCU	023Eh

<sup>(1)</sup> A parameter command overwrites any existing value in the register with the new value passed in MBOUT1. The ESP430 returns the command mPARAM\_SET in MBIN0 and the requested parameter register pointer value in MBIN1 after the register is updated. Present only in the ESP430CE1A.

<sup>(2)</sup> Not present in the ESP430CE1B



ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

#### www.ti.com

#### 2.3.4 Return Commands

The mailbox return commands notify the CPU that the ESP430 has completed an action or that an event has occurred. Table 4 lists the ESP430 return commands. See Section 2.3.1 and Section 2.3.3 for more information.

Return Command	MBIN0 Value	MBIN1 Value	Description	
mPARAM_SET	0009h	16-bit parameter register pointer value (see Table 3)	Acknowledge a parameter register was modified and notify CPU	
mPARAMRDY	0007h	16-bit parameter register data value	Acknowledge a parameter register was queried and return value to CPU	
mSWRDY	0005h	ESP430 revision number	Acknowledge revision was queried and return revision number to CPU	
mTEMPRDY	0003h	16-bit temperature conversion result. Acknowledge a temperature measurement was requested and return result to CPU.		
mEVENT	0001h	16-bit ESP430_STAT0 value (see Section 3.9)	Notify CPU that an enabled event has occurred and return ESP430_STAT0 value to the CPU	

#### **Table 4. Mailbox Return Commands**

## 2.4 Sampling Rate

The AFE sampling rate is the modulator input frequency divided by the oversampling ratio:  $f_{ADC} = f_M/SD16OSRx$ . If not otherwise noted, the sampling rate of  $f_{ADC} = 1.048576$  MHz / 256 = 4096 Hz is assumed.

#### **NOTE:** SD16OSRx Settings

The SD16OSRx settings for each SD16 channel must be identically configured for proper ESP430 operation. Failure to assign the same oversampling rate to all SD16 channels causes erroneous ESP430 calculation results.

The number of samples for a complete ESP430 calculation sequence is 4096 and is independent of  $f_{ADC}$ . The measurement time for a complete measurement sequence is based on  $f_{ADC}$ . The sampling period is divided into 256 units to get the timebase unit for the ESP430.

ESP430 timebase unit = 
$$\frac{1}{f_{ADC} \times 256}$$

(2)

All timings are expressed with this unit, and some common values are given in Table 5.

			Minimum MCLK Frequency			
f <sub>ADC</sub>	ESP430 Timebase Unit	Measurement Time	ESP430CE1	ESP430CE1A, ESP430CE1B		
4096 Hz	953.674 ns (2 <sup>-20</sup> s)	1.0 s	4.194 MHz	8.389 MHz		
2048 Hz	1.907348 µs (2 <sup>-19</sup> s)	2.0 s	2.097 MHz	4.194 MHz		
1024 Hz	3.814697 µs (2 <sup>-18</sup> s)	4.0 s	1.049 MHz	2.097 MHz		

The minimum MCLK frequency for the ESP430 is dependent upon the desired ESP430 functions to be performed and  $f_{ADC}$ . Table 6 shows the minimum MCLK frequency for ESP430 function combinations.

ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

		MCLK Minimum Frequency (per ADC sampling rate, f <sub>ADC</sub> )					
Enabled Functions	Minimum SD16DIVx	ESP430CE1			ESP430CE1A, ESP430CE1B		
		1024 Hz	2048 Hz	4096 Hz	1024 Hz	2048 Hz	4096 Hz
Measure I <sub>1</sub>	10b: /4 <sup>(1)</sup>	1.049 MHz	2.097 MHz	4.194 MHz	2.097 MHz	4.194 MHz	8.389 MHz
Measure $I_1$ and $I_2^{(2)}$	10b: /4 <sup>(1)</sup>	1.049 MHz	2.097 MHz	4.194 MHz	2.097 MHz	4.194 MHz	8.389 MHz
Measure $I_1$ and $I_2^{(2)}$ , Enable DC removal function	10b: /4 <sup>(1)</sup>	1.049 MHz	2.097 MHz	4.194 MHz	2.097 MHz	4.194 MHz	8.389 MHz
Measure $I_1$ and $I_2^{(2)}$ , Correct for DC-tolerant CTs	11b: /8	2.097 MHz	4.194 MHz	8.389 MHz	2.097 MHz	4.194 MHz	8.389 MHz
V <sub>1</sub> filter enabled		N/A	N/A	N/A	2.097 MHz	4.194 MHz	8.389 MHz
All functions enabled	11b:/8	2.097 MHz	4.194 MHz	8.389 MHz	2.097 MHz	4.194 MHz	8.389 MHz

#### Table 6. Minimum MCLK Frequency (SD160SRx = 256)

<sup>(1)</sup> For ESP430CE1A and ESP430CE1B, divider SD16DIVx is 11b: /8.

<sup>(2)</sup> Not applicable for the ESP430CE1B

For reduced power consumption of the ESP430CE1,  $f_{ADC}$  can be reduced. This change affects the meterspecific constants, which must be modified accordingly. With a lower  $f_{ADC}$ , the MCLK frequency can be reduced with all functions remaining enabled.

#### NOTE: SD16 Clock Source and Low Power Modes

When the CPU enters low-power modes, the clock source to the SD16 must not be disabled during ESP430 operation. Turning off the SD16 clock source halts ADC conversions, and ESP430 operation halts. User software must account for this operation when low-power modes are used

## 2.5 Reasons for False Measurements

If the ESP430CE1, ESP430CE1A, and ESP430CE1B shows false measurements, the following causes are possible:

- The external hardware is erroneous (open and wrong connections, failures).
- The MCLK frequency of the ESP430CE1, ESP430CE1A, and ESP430CE1B is too low. See previous tables for the minimum MCLK frequencies.
- The ADC clock f<sub>ADC</sub> that is in use is too high for the MCLK frequency.
- The measured values for V<sub>1</sub>, I<sub>1</sub>, and I<sub>2</sub> are > 7FFFh (+32767) or < 8000h (−32768). The ADC delivers the saturated values 7FFFh or 8000h. A hardware check is necessary.</li>
- The values for (ADAPTI1) or (ADAPTI2) are too high. The multiplication with the ADC values for  $V_1$ ,  $I_1$ , and  $I_2$  deliver the saturated values 7FFFh or 8000h.
- The V1FILTER is enabled with a value too low for (DELTAV1MAX). Too many approximated V<sub>1</sub> samples are used for the calculations.



#### ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

## 2.6 ESP430 Energy Measurement Configurations

The ESP430 can operate in two different energy measurement configurations (see Table 7).

Table 7. Measurement	Configuration Summary
----------------------	-----------------------

Configuration	Description
Energy	Line voltage and current using $V_1$ and $I_1$ are measured. $I_2$ not used externally and is reserved for temperature measurement. Limited tamper-detection capability is available:
Measurement using I <sub>1</sub> only (2-wire or	<ul> <li>Disconnection of the mains voltage</li> </ul>
3-wire <sup>(1)</sup> meter architecture)	<ul> <li>Reversed meter connections<sup>(1)</sup></li> <li>I2GTI1FG and TAMPFG always = 0</li> </ul>
	Line voltage and current using $V_1$ and $I_1$ are measured. $I_2$ is used to measure neutral current enabling full tamper-detect capability:
Energy Plus Tamper Detection <sup>(1)</sup>	<ul> <li>Disconnection of the mains voltage</li> </ul>
Measurement using $I_1$ and $I_2$ (2-wire	Reversed meter connections
meter architecture only)	Earthing of the load
	Temperature measurement is performed by $I_x$ channel and is automatically selected by the ESP430.

Not applicable for the ESP430CE1B

**NOTE:** Tamper Detection and ADAPTx Parameter Registers

When the energy plus tamper-detection configuration is used, it is necessary to adapt the meter constants  $C_{z_1}$  and  $C_{z_2}$  using parameter registers ADAPT1 and ADAPT2. See the specific parameter register descriptions for more information.

#### 2.6.1 Disconnection of the Mains Voltage

This condition occurs when voltage connections of the electricity meter are removed. With a coil around the current path providing a supply voltage to the MSP430, basic meter functionality can continue. The CPU must sample the current channel using the SD16 directly and perform the required calculations to continue accumulating energy. The missing voltage value can be replaced by the highest specified mains voltage for the system. The ESP430 should be disabled to minimize current consumption.

#### 2.6.2 Reversed Meter Connections

This condition occurs when either the voltage or the current connections of the electricity meter – but not both – are reversed. It is indicated when ACTENERGY1 contains a negative energy value. The CPU must define the treatment of negative active energy values calculated by the ESP430 and take appropriate action when negative active energy is encountered. The treatment of negative active energy by the ESP430 is defined by NE1 and NE0 in ESP430\_CTRL0 and is defined in Table 8.

NE1	NE0	ESP430 Action
0	0	Energy not summed, active energy is set to zero, NEGENFG = 1
0	1	Absolute active energy is summed, NEGENFG = 1
1	0	Negative active energy is summed, NEGENFG = 1 return register POWERFCT is negative.
1	1	Reserved. Defaults to NE1 = 1, NE0 = 0.

#### Table 8. ESP430 Treatment of Negative Active Energy

#### 2.6.3 Earthing of the Load

This condition occurs when the load is not connected to the neutral return but to an earth ground connection. This is potentially the case when  $I_1$  has a significantly larger value than  $I_2$  (or vice-versa) and depends on the electricity meter circuitry. The CPU must use the provided energy values and take appropriate action.

The tampering check threshold for each channel is defined by the ITAMP parameter register. If the RMS values of  $I_1$  and  $I_2$  are lower than the tamper threshold current provided, the tampering check calculations are not performed and TAMPFG = 0.

#### 2.7 Meter Constants and the ESP430

The ESP430 processes AFE conversion data and calculates the return register results. With user software, the CPU calculates meter-specific values for voltage, current, energy, power, and so on. from the relative values provided by the ESP430. To calculate the meter-specific values from the relative values provided by the ESP430, meter constants must be defined.

The meter constant  $C_z$  is given by:

$$C_{Z} = \frac{f_{ADC}}{k_{V} \times k_{I} \times 4096} \left[ \frac{steps^{2}}{Ws} \right]$$

When  $f_{ADC} = 4096$  Hz this simplifies to:

$$C_{Z} = \frac{1}{k_{V} \times k_{I} \times 1 \text{sec}} \left[ \frac{\text{steps}^{2}}{\text{Ws}} \right]$$

The variables  $k_{v}$  and  $k_{t}$  represent the meter-specific constants used by the CPU to calculate actual voltages and currents from the values of the return registers. Different constants can exist for each current path and are differentiated by a 1 or 2 for  $I_1$  and  $I_2$ , respectively, where appropriate. Return value equations used by the ESP430 and meter-specific relationships used by the CPU are described in the following sections.

**NOTE:** Equations and ESP430 Registers

Throughout this document, equation variables enclosed in "()" refer to values contained in ESP430 Parameter or return registers.

Copyright © 2004–2018, Texas Instruments Incorporated

14

Fundamental operation of the complete tamper-detection features of the ESP430 requires a comparison of currents on both I<sub>1</sub> and I<sub>2</sub>. The ESP430 measures the meter current at I<sub>1</sub> and I<sub>2</sub> when both channels are used, and the larger of the two RMS values is used for all calculations.

I2GTI1FG in return register ESP430\_STAT0 indicates the channel measuring the greater current:

I2GTI1FG = 0:  $I_1 \ge I_2$ . Current  $I_1$  is used

ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

2.6.4

I2GTI1FG = 1:  $I_1 < I_2$ . Current  $I_2$  is used ٠

TAMPFG in return register ESP430 STAT0 indicates if tampering (defined by parameter register RATIOTAMP) occurred during the last measurement period (4096 samples). RATIOTAMP defines the percentage difference between both l, channels allowed before a possible tampering condition is indicated (0% to 100%: 1.0  $\leq$  (RATIOTAMP) x  $2^{-14} < 2.0$ ).

TAMPFG = 0: No tampering detected

- I2GTI1FG = 0:  $I_1 < I_2 \times (RATIOTAMP) \times 2^{-14}$
- $I2GTI1FG = 1: I_2 < I_1 \times (RATIOTAMP) \times 2^{-14}$

TAMPFG = 1: Possible tampering condition

- I2GTI1FG = 0:  $I_1 \ge I_2 \times (RATIOTAMP) \times 2^{-14}$
- $I2GTI1FG = 1: I_2 \ge I_1 \times (RATIOTAMP) \times 2^{-14}$

(3)

(4)



### 2.8 ESP430CE1 Parameter Register Description

The parameter registers contain information provided by the CPU that controls how the ESP430 processes the current and voltage sample data.

The parameter registers are located within the ESP430 and are accessed using the mailbox communication registers. The following section describes each parameter register.

## 2.8.1 ESP430\_CTRL0: ESP430 Control Register 0

The ESP430\_CTRL0 register controls the calculation functionality of the ESP430 and is described in Table 9.

Name	Bit Function
	CURR_I2 enables the external use of analog channel I <sub>2</sub> .
CURR 12 <sup>(1)</sup>	<ul> <li>CURR_I2 = 0: I<sub>2</sub> is disabled and not used externally.</li> </ul>
001111_12	<ul> <li>CURR_I2 = 1: I<sub>2</sub> accepts a connection to a current transformer (CT), DC-tolerant CT or shunt sensor for tamper detection operation.</li> </ul>
	CURR_I1 enables the external use of analog channel I <sub>1</sub> .
CURR_I1	<ul> <li>CURR_11 = 0, I<sub>1</sub> accepts a connection to a CT, DC-tolerant CT or shunt sensor for measurement of the line current.</li> </ul>
	<ul> <li>CURR_I1 = 1: Reserved</li> </ul>
	MB defines the operation ILREACHEDFG indicating that an interrupt level has been reached specified in the INTRPTLEVL parameter register.
МВ	<ul> <li>MB = 0: ILREACHEDFG is set after a defined accumulated energy level has been reached specified by INTRPTLEVL. The value in INTRPTLEVL is subtracted from the ESP430 energy sum and accumulation of energy continues.</li> </ul>
	<ul> <li>MB = 1: ILREACHEDFG is set after a defined number of measurements has been completed specified by INTRPTLEVL. The ESP430 internal measurement counter is cleared and counting resumes from 0.</li> </ul>
NE0	NEx bits define the ESP430 handling of a negative active energy result. Refer to Table 8for
NE1	additional information.
DCREM_V1	DCREM_xx enables the ESP430 DC removal functionality for measurements made on the respective AFE
DCREM_I1	channel: $V_1$ , $I_1$ , or $I_2$ .
DCREM 12 <sup>(1)</sup>	<ul> <li>DCREM_xx = 0: the removal function is disabled. ADC conversion values are corrected using the offset correction value obtained for the specific AFE channel during the INIT mode of the ESP430 startup operation.</li> </ul>
DONEM_12	<ul> <li>DCREM_xx = 1: the removal function is enabled. ADC conversion values are corrected using the DC removal function.</li> </ul>
V1FILTER	The V1FILTER bit (bit 8) switches the spike filter function for the voltage $V_1$ . Implemented with the ESP430CE1A and ESP430CE1B only.
I2CMRR <sup>(1)</sup>	The CMRR enable bit (bit 9) switches the common mode rejection function for the current $I_2$ . Implemented with the ESP430CE1A only.
(1)	

#### Table 9. ESP430\_CTRL0 Summary

<sup>(1)</sup> Not present in the ESP430CE1B

#### **NOTE:** Enabling DC Removal for Multiple AFE Channels

It is not necessary to enable dc removal for all channels, and removal must be enabled only for the voltage path or the current path. When both  $I_1$  and  $I_2$  are used, and dc removal is required in the current path, the dc removal function can be enabled for both current channels as required by the measurement configuration.



#### DC Removal Bit for V<sub>1</sub> - DCREM\_V1 2.8.2

The DCREM\_V1 bit (bit 5) switches the dc removal function for the voltage V<sub>1</sub>. For a description of dc removal, see Section 2.8.24.

#### ESP430CE1

DCREM\_V1 = 0: The dc removal function for  $V_1$  is switched off, the ADC offset  $N_{V1SC}$  measured with shorted ADC inputs for V<sub>1</sub> is used instead.

DCREM\_V1 = 1: The dc removal function for  $V_1$  is switched on.

#### ESP430CE1A and ESP430CE1B

DCREM\_V1 = 0: The dc removal function for  $V_1$  is switched off, an ADC offset 0 is used instead.

DCREM\_V1 = 1: The dc removal function for  $V_1$  is switched on.

#### 2.8.3 DC Removal Bit for I<sub>1</sub> - DCREM\_I1

The DCREM\_I1 bit (bit 6) switches the dc removal function for the current I<sub>1</sub>.

#### ESP430CE1

DCREM\_I1 = 0: The dc removal function for  $I_1$  is switched off, the ADC offset  $N_{I1SC}$  measured with shorted ADC inputs for  $I_1$  is used instead.

DCREM I1 = 1: The dc removal function for  $I_1$  is switched on. If a Rogowski coil is used (CURR I1 = 1), the dc removal for the  $\Delta i/\Delta t$  integrator is enabled, too.

#### ESP430CE1A and ESP430CE1B

DCREM\_I1 = 0: The dc removal function for  $I_1$  is switched off, an ADC offset 0 is used instead.

DCREM\_I1 = 1: The dc removal function for  $I_1$  is switched on.

#### DC Removal Bit for I<sub>2</sub> - DCREM I2 2.8.4

The DCREM I2 bit (bit 7) switches the dc removal function for the current I<sub>2</sub>.

#### ESP430CE1

DCREM\_I2 = 0: The dc removal function for I<sub>2</sub> is switched off, the ADC offset N<sub>I2SC</sub> measured with shorted ADC inputs for  $I_2$  is used instead.

DCREM\_I2 = 1: The dc removal function for  $I_2$  is switched on.

#### ESP430CE1A

DCREM\_I2 = 0: The dc removal function for  $I_2$  is switched off, an ADC offset 0 is used instead.

DCREM\_I2 = 1: The dc removal function for  $I_2$  is switched on.

#### ESP430CE1B

Not present

#### 2.8.5 Spike Filter Enable Bit for V<sub>1</sub> – V1FILTER

The V1FILTER bit (bit 8) switches the spike filter function for the voltage V<sub>1</sub>. Implemented with the ESP430CE1A and ESP430CE1B only.

V1FILTER = 0: No filter function. The  $V_1$  input samples are not checked.

V1FILTER = 1: The spike filter function for V<sub>1</sub> is enabled. The absolute value of the difference  $|N_{v1n}|$  - $N_{v_{10-1}}$  is compared to the value contained in word DELTAV1MAX. If the absolute value of this difference is smaller, the original V1 sample is used. If the difference is larger or equal, a linear approximation of the two previous  $V_1$  values ( $N_{v1n-1}$ ,  $N_{v1n-2}$ ) is used instead for  $N_{v1n}$ . See Section 2.11 for details.

#### ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

#### 2.8.6 CMRR Enable Bit for I<sub>2</sub> – I2CMRR

The CMRR Enable bit (bit 9) switches the common mode rejection function for the current  $I_2$ . Implemented with the ESP430CE1A only.

I2CMRR = 0:No common-mode rejection function for  $I_2$ . This allows the use of current sensors with relatively high output voltages like current transformers.

I2CMRR = 1: The common-mode rejection function for  $I_2$  is enabled, if the value in parameter register CORRCOMP > 0. See Section 2.12 for details.

### 2.8.7 EVENT: Event Message Enable Control Register

The message enable bits in EVENT enable a mEVENT mailbox message return command to be sent by the ESP430 to the CPU when the corresponding event occurs. An event is the setting of a previously cleared bit in the ESP430\_STAT0 register. A static level of a flag in ESP430\_STAT0 or resetting of a flag not previously cleared does not generate an event. The event flags in ESP430\_STAT0 are set independently of the message enable settings.

#### 2.8.8 PHASECORRx: I<sub>x</sub> Phase Correction

PHASECORRx defines the phase correction for  $I_x$  where x = 1 or 2 for channels  $I_1$  and  $I_2$ , respectively. The value specified is used for phase error correction of a simple or DC tolerant current transformer on  $I_x$ . If this value is nonzero, the correction calculations are made during the measurement process. If a shunt is used on  $I_x$ , set PHASECORRx = 0.

- PHASECORRx > 0: I<sub>x</sub> leads V<sub>1</sub> (capacitive characteristic of DC tolerant CTs)
- PHASECORRx < 0:  $I_x$  lags  $V_1$  (inductive characteristic of simple CTs)

Format	Signed integer	±15.0
Range	0x8000 to 0x7FFF	−31.25 ms to +31.2490 ms (f <sub>MAINS</sub> = 50 Hz, f <sub>ADC</sub> = 4096 Hz)
Normal Range	$-2^{\circ}$ to +8°: 0xFF8C to 0x01D2 (f <sub>MAINS</sub> = 50 Hz, f <sub>ADC</sub> = 4096 Hz)	-111 μs to +444 μs (f <sub>MAINS</sub> = 50 Hz, f <sub>ADC</sub> = 4096 Hz)
Resolution	ESP430 timebase unit	2 to 20 s (f <sub>ADC</sub> = 4096 Hz)
Initialization	0x00	

#### Formulas

$$(PHASECORRx) = \frac{\phi_{CT}}{360^{\circ} x f_{MAINS(nom)}} \times \frac{1}{ESP430 \text{ Timbase Unit}}$$

#### Example

The phase error,  $\phi_{CT}$ , of a DC tolerant current transformer on I<sub>1</sub> is specified to be +4.2° at 50 Hz;  $f_{ADC}$  = 4096 Hz. The rounded value calculated for PHASECORR1 is:

$$(\mathsf{PHASECORR1}) = \frac{4.2^{\circ}}{360^{\circ} \times 50 \text{Hz}} \times \frac{1}{2^{-20}} = 244.667 \approx 0 \times \text{F5}$$
(6)

#### Example

A simple current transformer on I<sub>1</sub> has an inductive phase error of  $-1^{\circ}$  at 50 Hz;  $f_{ADC} = 4096$  Hz. The rounded value in PHASECORR1 is:

$$(\mathsf{PHASECORR1}) = \frac{-1.0^{\circ}}{360^{\circ} \times 50 \text{Hz}} \times \frac{1}{2^{-20}} = -58.254 \approx 0 \times \mathsf{FFC6}$$
(7)

(5)



## 2.8.9 V1OFFSET: V<sub>1</sub> Offset Correction

V1OFFSET defines the ADC offset correction for  $V_1$ . The value specified is added to the ADC result to measure 0 when 0 V is applied externally.

Format	Signed integer	±15.0
Range	0x8000 to 0x7FFF	-32768 to +32767
Normal Range	0xFE00 to 0x0200	±512
Resolution	1 step	
Initialization	0x00	

## Formulas

 $(WAVEFSV1) = N_{V1ADC} - N_{V1SC} + (V1OFFSET)$ 

Where:

 $N_{V1ADC}$  = Conversion value from SD16

N<sub>V1SC</sub> = ESP430-corrected offset value

 $N_{V1SC}$  represents two different values dependent on DCREM\_V1:

DCREM\_V1 = 0:  $N_{V1SC}$  is the offset measured during the INIT mode of the ESP430 startup (internally shorted ADC input result).

DCREM\_V1 = 1:  $N_{V1SC}$  is the offset resulting from the ESP430 DC removal calculation for  $V_1$ . V10FFSET is not used and should be set to 0.

## 2.8.10 IxOFFSET: IX Offset Correction

IxOFFSET defines the ADC offset correction for  $I_x$  where x = 1 or 2 for channels  $I_1$  and  $I_2$ , respectively. The value specified is added to the ADC result to measure when 0A is applied to the shunt or CT externally for the respective  $I_x$  channel.

Format	Signed integer	±15.0
Range	0x8000 to 0x7FFF	-32768 to +32767
Normal Range	0xFE00 to 0x0200	±512
Resolution	1 step	
Initialization	0x00	

## Formulas

(WAVEFSIx) = (N<sub>IXADC</sub> - N<sub>IXSC</sub> + (IxOFFSET)) x (ADAPTIx) x  $2^{-14}$ 

Where:

18

 $N_{IxADC}$  = Conversion value from SD16

N<sub>IxSC</sub> = ESP430-corrected offset value

 $N_{ixSC}$  represents two different values dependent on DCREM\_Ix:

DCREM\_Ix = 0:  $N_{IxSC}$  is the offset measured during the INIT mode of the ESP430 startup (internally shorted ADC input result).

DCREM\_Ix = 1:  $N_{IxSC}$  is the offset resulting from the ESP430 DC removal calculation for  $I_x$ . IxOFFSET is not used and should be set to 0.

ESP430CE1, ESP430CE1A, ESP430CE1B Peripheral Modules

(8)

(9)

(10)

#### 2.8.11 ADAPTIX: I<sub>x</sub> Adaptation Current

ADAPTIx defines the multiplication factor for the adaptation of the  $I_x$  ADC result. This parameter is used to provide equal current constants  $k_{11}$  and  $k_{12}$  (and therefore equal meter constants  $C_{21}$  and  $C_{22}$ ) for the currents  $I_1$  and  $I_2$  despite possible hardware implementation differences. To assure that the meter constants can be adapted,  $I_1$  and  $I_2$  should be matched as close as possible using the AFE gain settings.

Format	unsigned Integer.Fraction	+1.14
Range	0x00 to 0x7FFF	0.0 to 1.999938965
Normal Range	0x2000 to 0x7FFF	0.5 to 1.999938965
Resolution	61.035x10 <sup>-6</sup>	2 <sup>-14</sup>
Initialization	0x4000	1.000

#### Formulas

(ADAPTIX) = 
$$\frac{\kappa_{Ix}}{k_{Icom}} \times 2^{14}$$

Where:

 $k_{ix} = I_x$  meter constant

 $k_{lcom}$  = Common meter constant

### Example

The  $I_1$  meter constant should be modified to  $k_{lcom} = 2.5 \times 10^{-3}$  from the actual meter constant  $k_{11} = 2.21946 \times 10^{-3}$ . The rounded value required in ADAPTI1 is:

$$(ADAPTI1) = \frac{K_{11}}{K_{1com}} \times 2^{14} = \frac{2.21946 \times 10^{-3}}{2.5 \times 10^{-3}} \times 2^{14} = 0.887784 \times 2^{14} =$$
$$= 14,545.45306 \approx 0 \times 38D1$$
(11)

**NOTE:** ADAPTIx Minimum Values

The I<sub>1</sub> ADC result WAVEFSI1 is corrected with the offset correction value I1OFFSET, the offset value N<sub>I1SC</sub>, which depends on DCREM\_I1, and the value in ADAPTI1. It is recommended that ADAPT1 ×  $2^{-14} \ge 1$ . Results less than 1 can degrade calculation accuracy. This also applies to ADAPTI2.



#### 2.8.12 GAINCORRx: I, Gain Correction

GAINCORRx defines the slope for the correction of the product WAVEFSV1 × WAVEFSIx, where x = 1 or 2 for channel  $I_1$  or  $I_2$ , respectively. Before internally summing the new value, the product of the new voltage and current samples is corrected with GAINCORRx and POFFSETx. See Section 2.14 for more information.

Format	Unsigned Integer.Fraction	1.14
Range	0x00 to 0x7FFF	0.0 to 1.999938965
Normal Range	0x3999 to 0x4666	1 ±10%
Resolution	61.035x10 <sup>-6</sup>	2 <sup>-14</sup>
Initialization	0x4000	1

#### **Formulas**

$$(GAINCORRx) = slope x 2^{14} = \frac{n_{HIcalc} - n_{LOcalc}}{n_{HImmas} - n_{LOmmas}} x 2^{14}$$

Where:

 $n_{Hicalc}$  = Calculated result at the high current calibration point [steps<sup>2</sup>]

 $n_{HImeas}$  = Measured result at the high current calibration point [steps<sup>2</sup>]

 $n_{LOcalc}$  = Calculated result at the low current calibration point [steps<sup>2</sup>]

 $n_{1,Omeas}$  = Measured result at the low current calibration point [steps<sup>2</sup>]

 $n_{LOcalc}$  and  $n_{LOmeas}$  are both zero for a single point calibration.

#### Example

Calibration resulted in a necessary gain correction of 1.0145 (slope). The value in GAINCORR1 is: (GAINCORR1) = 1.0145 x 2<sup>14</sup> = 16621.568 = 0x40EE

#### 2.8.13 **POFFSETx: I, Power Offset Correction**

POFFSETx (POFFSETx = POFFSETx\_HI, POFFSETx\_LO = 32-bit value) defines the offset for the correction of the product WAVEFSV1 x WAVEFSIx, where x = 1 or 2 for channels  $I_1$  and  $I_2$ , respectively. Before internally summing the new value, the product of the new voltage and current samples is corrected with GAINCORRx and POFFSETx. See Section 2.14 for more information.

Format	Signed integer	±31.0
Range	0x80000000 to 0x7FFFFFFF	-2.14748E+9 to +2.14748E+9
Normal Range	0xFF000000 to 0x1000000	±224
Resolution	1 step <sup>2</sup>	

#### Formulas

 $\mathsf{P}_{_{\mathsf{I}x}} = \frac{(\mathsf{WAVEFSIx}) \times (\mathsf{WAVEFSV1}) \times (\mathsf{GAINCORRx})}{2^{14}} + (\mathsf{POFFSETx})$ 

(14)

Where:

 $P_{Ix}$  = Corrected internal ESP430 power calculation for channel  $I_x$ 

NOTE: POFFSETx Value Format

POFFSETx values are expressed in the internal number format used by the ESP430. These values are 4096 times larger than the calculated energy contained in addresses ACTENERGY1 and ACTENERGY2. This is due to the adaptation of the energy to the meter constants  $C_{z_1}$  and  $C_{z_2}$ .

(12)

(13)

(15)

(16)

#### **INTRPTLEVL: Energy Overflow Interrupt Level** 2.8.14

INTRPTLEVL (INTRPTLEVL = INTRPTLEVL\_HI, INTRPTLEVL\_LO = 32 bits) defines the trigger threshold for setting ILREACHEDFG in ESP430 STAT0. MB controls how the ESP430 uses INTRPTLEVL.

- MB = 0: ILREACHEDFG = 1 when the ESP430 accumulated energy count reaches the value in ٠ INTRPTLEVL. INTRPTLEVL is subtracted from the ESP430 accumulated energy count and accumulation resumes. ILREACHEDFG is set with the repetition frequency f<sub>1</sub>.
- MB = 1: ILREACHEDFG = 1 when the number of ESP430 measurement cycles performed reaches the value in INTRPLEVL. The 32-bit measurement count contained in NMBMEAS is cleared, and measurement counting restarts at 0.

Format	Unsigned integer	+32.0
Range	0x00 to 0x0FFFFFFF	0 to +4.294967E+9
Resolution	$MB = 0: 1 \text{ step}^2$ MB = 1: 1 measurement	
Initialization	0x8000000	2.147483E+9

P x 4096 x C<sub>7</sub>

## Formulas

Interrupt level frequency:

$$f_{|L} = P [W] \times Interrupt Rate [1/Ws] = \frac{P \times 4096 \times C_Z}{(INTRPTLEVL)}$$
  
Energy per pulse [Ws] =  $\frac{1}{Interrupt Rate} = \frac{(INTRPTLEVL)}{4096 \times C_Z}$ 

$$f_{IL(min)} = \frac{P \times 4096 \times C_Z}{0 \times FFFF, FFFF}$$

$$f_{IL(max)} = f_{ADC} \rightarrow (INTRPTLEVL)_{min} > \frac{P_{max} \times 4096 \times C_Z}{f_{ADC}}$$

 $Error_{flL(max)=} \frac{1}{(INTRPTLEVL)_{min}} = \frac{f_{ADC}}{P_{max} \, x \, 4096 \, x \, C_7}$ 

### Example

ILREACHEDFG is to be set with a mean repetition frequency of  $f_{IL} = 2 \text{ kHz}$  for a power P = 3 kW. The  $I_1$ meter constant of the meter is  $C_{Z1} = 29322.81$  steps<sup>2</sup>/Ws:

 $(INTRPTLEVL) = \frac{3 [kW] \times 4096 \times 29,322.81 [steps<sup>2</sup>/Ws]}{100}$ 2 [kHz]

= 180, 159, 344.6 ≈ 0x0ABD, 0370

#### Example

ILREACHEDFG is to be set after 8192 measurements. The value in INTRPTLEVL is 0x2000 (INTRPTLEVL\_LO = 0x2000, INTRPTLEVL\_HI = 0x0). ILREACHEDFG is set every 2 s if  $f_{ADC}$  = 4096 Hz.

### ESP430CE1A and ESP430CE1B

Works for both positive and negative energies and is indicated by the flag ILNEGFG.

#### **NOTE:** Return Register Updates

When the interrupt level is reached, only ILREACHEDFG is set; the update of the return registers is not affected.

#### 2.8.15 CALCYCLCNT: Calibration Cycle Count

CALCYCLCNT defines the number of mains frequency periods used for calibration when the ESP430CE1 is set to Calibration Mode.

Format	Unsigned integer	+16.0
Range	0x00 to 0xFFFF	0 to 65535
Normal Range	0x01 to 0x200	1 to 512
Resolution	1 mains period	
Initialization	0x64	100 mains periods

#### Example

The calibration cycle count required is determined to be 40 mains cycles. The value stored in CALCYCLCNT is 0x0028.

#### 2.8.16 STARTCURR: Energy Measurement Start Current

#### ESP430CE1

STARTCURR (STARTCURR = STARTCURR\_INT.STARTCURR\_FRAC = 32 bits) defines the current threshold at which energy accumulation is performed when the ESP430 is not in calibration mode. If the measured current's RMS value is below the threshold defined by STARTCURR, no energy is accumulated.

When both I channels are used, the greater current value of  $I_1$  and  $I_2$  is used and is indicated by I2GTI1FG. In this configuration, when one  $I_x$  value is above the STARTCURR threshold, energies for both channels are accumulated.

Format	Unsigned Integer.Fraction	+15.16
Range	0x0.0 to 0x07FFF.FFFF	0.0 to +32767.9999
Normal Range	0x00 to 0x666.C000	0 to 5.0%
Resolution	±0.25 steps are used for the comparison	
Initialization	0x17.2A90	0.1% × 0x7FFF × 0.707

#### Formulas

(STARTCURR) = 
$$\frac{I_{\text{START}}}{k_{\text{lcom}}} \times 2^{16}$$

#### Example

The required start current for an electricity meter is 40 mA. The value for STARTCURR is:

$$(\text{STARTCURR}) = \frac{40 \text{ [mA]}}{2.21946 \text{x} 10^{-3} \text{ [A/step]}} \text{ x } 2^{16} =$$

= 1, 181, 116.127 = 0x0012, 05BC

#### NOTE: STARTCURR Comparison

The 16-bit value in STARTCURR\_INT and the two MSBs in STARTCURR\_FRAC are used for the  $I_x$  comparison. The remaining LSBs are ignored.

(17)

(18)

#### ESP430CE1A and ESP430CE1B

The value in STARTCURR defines the current value for the start of the energy counting if the Operation Mode is not set to Calibration. Below this value all calculated energies (active energy, reactive energy and apparent energy) provided for the CPU are zero. The RMS value of the measured current I is used. For a better resolution the fractional part is also defined. For the comparison the (IRMS) value is used: the flag I2GTI1FG defines if the result for I1RMS or I2RMS was stored there. I2GTI1FG is not present in the ESP430CE1B.

Format	Unsigned Integer.Fraction	+15.16
Range	0x0.0 to 0x07FFF.FFFF	0.0 to +32767.9999
Normal Range	0x00 to 0x666.5999	0 to 5.0%
Resolution	All 32 bits are used for the comparison	
Initialization	0x17.45A1	0.1% × 0x7FFF × 0.707

#### Formulas

$$(IRMS) = \frac{\sqrt{(ACTENERGY1)^2 + (REACTENERGY)^2}}{(VRMS)} [steps] if I2GTI1FG = 0$$

$$(IRMS) = \frac{\sqrt{(ACTENERGY2)^2 + (REACTENERGY)^2}}{(VRMS)} [steps] \quad if I2GTI1FG = 1$$

$$(\text{STARTCURR}) = \frac{I_{\text{START}}}{k_{\text{lcom}}} \times 2^{16}$$

Example 1: See previous example for ESP430CE1.

Example 2: The required start current for an electricity meter is 40 mA. The value for STARTCURR is:

(STARTCURR) = 
$$\frac{I_{\text{START}}}{k_{11}} \times 2^{16} = \frac{40 \text{ [mA]}}{2.21946 \times 10^{-3} \text{ [A/step]}} \times 2^{16} =$$
  
= 1.181.116.127 = 0x0012.05BC

(20)

(19)

The value for STARTCURR is 0x05BC (to LSBs at address STARTCURR) and 0x0012 (to MSBs at address STARTCURR + 2). All 16 bits (0x05BC) at the address STARTCURR are used for the comparison.

### 2.8.17 NOMFREQ: Nominal Mains Frequency

NOMFREQ defines the expected nominal line, or mains, frequency. The mains frequency is required for ESP430 phase correction of DC tolerant current transformers using PHASECORRx.

Format	Unsigned Integer	+8.0
Range	0x00 to 0x0FF	0 to +255
Normal Range	0x28 to 0x46	40 to 70 Hz
Resolution	1 Hz	
Initialization	0x32	50 Hz

#### Example

The expected mains frequency is 60 Hz corresponding to NOMFREQ = 0x3C.



#### 2.8.18 VDROPCYCLS: Voltage Drop Detection Cycles

VDROPCYCLS defines the maximum number of contiguous mains voltage cycles having an absolute peak value less than the threshold defined by VDROPLEVEL. If the number of low voltage mains voltage cycles reaches the VDROPCYCLS, VDROPFG in ESP430\_STAT0 is set. VDROPFG is reset when the absolute peak level of the voltage is greater than the value in VDROPLEVEL.

Format	Unsigned Integer	+8.0
Range	0x00 to 0x0FF	0 to +255 mains periods
Normal Range	Full range	
Resolution	1 mains period	
Initialization	0x05	5 mains periods

## Formulas

If  $|(WAVESFSV1)| \ge (VDROPLEVEL) : VDROPFG = 0, vdrop_{cnt} = 0$ 

If  $|(WAVESFSV1)| < (VDROPLEVEL) : vdrop_{cnt} = vdrop_{cnt} + 1$ 

If vdrop<sub>cnt</sub> ≥ (VDROPCYCLS) : VDROPFG = 1

ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

#### www.ti.com

#### 2.8.19 RATIOTAMP: Tampering Current Ratio

This feature is not available in the ESP430CE1B.

RATIOTAMP defines the threshold for the ratio of the internal ESP430 currents  $I_{1RMS}$  and  $I_{2RMS}$  used to indicate potential meter tampering. This feature is valid for the Energy Plus Tamper Detection configuration only. Both RMS currents are calculated and the greater of the two is stored in IRMS. TAMPFG in ESP430\_STAT0 is set according to the comparison and depends on I2GTI1FG:

TAMPFG = 0: (no tampering) when:

- I2GTI1FG = 0: I<sub>1RMS</sub> < I<sub>2RMS</sub> × (RATIOTAMP) × 2<sup>-14</sup>
- I2GTI1FG = 1:  $I_{2RMS} < I_{1RMS} \times (RATIOTAMP) \times 2^{-14}$

TAMPFG = 1: (potential tampering occurred) when:

- I2GTI1FG = 0:  $I_{1RMS} \ge I_{2RMS} \times (RATIOTAMP) \times 2^{-14}$
- I2GTI1FG = 1:  $I_{2RMS} \ge I_{1RMS} \times (RATIOTAMP) \times 2^{-14}$

When hardware implementations for  $I_1$  and  $I_2$  vary, adaptation for the two channels can be required to get equivalent results under equivalent excitation. Refer to the ADAPTI1 and ADAPTI2 sections for more information.

Format	Unsigned Integer.Fraction	+1.14
Range	0x4000 to 0x7FFF	1.0 to +1.999938965
Normal Range	Full range	
Resolution	61.035x10 <sup>-6</sup>	2 <sup>-14</sup>
Initialization	0x4000	1.000

#### Formulas

(RATIOTAMP) = 
$$\left(\frac{I_{HI}}{I_{LO}}\right)_{MAX} \times 2^{14}$$

Where:

 $I_{HI}$  = Larger RMS value of  $I_{1RMS}$  and  $I_{2RMS}$ 

 $I_{LO}$  = Smaller RMS value of  $I_{1RMS}$  and  $I_{2RMS}$ 

#### Example

When I<sub>x</sub> RMS currents differ by more than 5%, potential tampering has occurred. RATIOTAMP is:

(RATIOTAMP) = 
$$\left(\frac{1.05}{1.00}\right)$$
x 2<sup>14</sup> = 17, 203.2  $\approx$  0x4333

**NOTE:**  $I_x$  RMS Results and TAMPFG

When IRMS is less than the threshold set in ITAMP, TAMPFG = 0 and is not set, regardless of the measured RMS ratio for  $I_1$  and  $I_2$ .

(21)

(22)

## 2.8.20 ITAMP: Tampering Current Threshold (Not Available in the ESP430CE1B)

ITAMP defines the RMS current threshold for  $I_1$  and  $I_2$  enabling the ESP430 to perform a tampering check using RATIOTAMP. This feature is valid for the Energy Plus Tamper Detection configuration only.

Format	Unsigned Integer	+15.0
Range	0x00 to 0x07FFF	0.0 to +32767
Normal Range	Full range	
Resolution	1 step	
Initialization	0x2E	0.2% × 0x7FFF × 0.707

#### Formulas

$$(\mathsf{ITAMP}) = \frac{\mathsf{I}_{\mathsf{TAMP}}}{\mathsf{k}_{\mathsf{lcom}}}$$

Where:

 $I_{TAMP}$  = Current threshold for tamper check

k<sub>lcom</sub> = Common meter constant

#### Example

No tampering check to be made below 2% of the specified 40-A maximum RMS current for the meter.  $k_{lcom} = 0.0025$  A/step.  $I_{TAMP}$  is:

$$(\mathsf{ITAMP}) = \frac{40 \times 0.02}{0.0025} = 320.0 = 0 \times 140$$

#### 2.8.21 VDROPLEVEL: Voltage Drop Detection Threshold Level

VDROPLEVEL defines the minimum absolute peak value of the mains voltage V<sub>1</sub> expected during a normal mains period. If VDROPLEVEL is not reached, an internal ESP430 counter increments. When this counter reaches the value in VDROPCYCLS, VDROPFG = 1.

Format	Unsigned Integer	+15.0
Range	0x00 to 0x07FFF	0.0 to +32767
Normal Range	Full range	
Resolution	1 step	

### Formulas

(VDROPLEVEL) = 
$$\frac{|V_{1PEAK}|}{k_{V1}} = \frac{|V_1| \times \sqrt{2}}{k_{V1}}$$
 (for sinusoidal voltage)

#### Example

VDROPFG should be set when V<sub>1</sub> falls below 75% of the nominal voltage of 230 V for 6 or more mains periods,  $k_{V1} = 15.365513 \times 10^{-3}$ . VDROPCYCLS = 0x6, VDROPLEVEL is:

 $(VDROPLEVEL) = \frac{|230 \times 0.75| \times \sqrt{2}}{15.365513 \times 10^{-3}} = 15,876.58 \approx 0 \times 3E05$ 

#### NOTE: VDROPFG and V1RMS

When V1RMS is less than 0.088 × VDROPLEVEL, VDROPFG is set independent of the internal ESP430 counter used for VDROPLEVEL.

SLAU134C-July 2004-Revised October 2018

(23)

(24)

(26)

(25)

## 2.8.22 VPEAKLEVEL: Voltage Peak Level

VPEAKLEVEL defines the maximum value for  $V_1$ . If the absolute value of the measured voltage is greater than VPEAKLEVEL, V1PEAKFG = 1, otherwise V1PEAKFG = 0. To filter out single spikes on the line, three contiguous measurements must exceed VPEAKLEVEL.

Format	Unsigned Integer	+15.0
Range	0x00 to 0x07FFF	0.0 to +32767
Normal Range	Full range	
Resolution	1 step	
Initialization	0x7FFF	Maximum voltage value

### Formulas

(VPEAKLEVEL) =  $\frac{|V_{1MAX}|}{k_{V1}}$ 

Where:

 $V_{1MAX}$  = Maximum  $V_1$  peak voltage

#### Example

 $V_{1MAX}$  is specified to be ±398V;  $k_{V1} = 15 \times 10^{-3}$ . VPEAKLEVEL is:

$$(VPEAKLEVEL) = \frac{|V_{1MAX}|}{k_{V1}} = \frac{398[V]}{15x10^{-3} [V/step]} \approx 0x67A5$$
(28)

V1PEAKFG = 1 if three contiguous, voltage samples greater than 0x67A5 or less than 0x985B are measured (0x985B = -0x67A5), else V1PEAKFG = 0.

#### 2.8.23 IPEAKLEVEL: Current Peak Level

IPEAKLEVEL defines the maximum value for  $I_1$  and  $I_2$ . If the absolute value of each measured current is greater than IPEAKLEVEL, IxPEAKFG = 1, otherwise IxPEAKFG = 0, where x = 1 or 2 for  $I_1$  or  $I_2$ , respectively. To filter out single spikes on the line, three contiguous measurements must exceed IPEAKLEVEL.

Format	Unsigned Integer	+15.0
Range	0x00 to 0x07FFF	0.0 to +32767
Normal Range	Full range	
Resolution	1 step	
Initialization	0x7FFF	Maximum current value

#### Formulas

$$(\mathsf{IPEAKLEVEL}) = \frac{|\mathsf{I}_{\mathsf{max}}|}{\mathsf{k}_{\mathsf{lcom}}}$$

(29)

(27)

### Example

I1PEAKFG = 1 when a current sample greater than 42 A × 1.414 (peak value for 42 A) is measured on  $I_1$ ,  $k_{lcom1} = 0.0025$  A/step. IPEAKLEVEL is:

$$(IPEAKLEVEL) = \frac{|42 \times \sqrt{2}|}{2.5 \times 10^{-3} [A/step]} = 23,758.79 \approx 0 \times 5 \text{CCE}$$
(30)



(31)

#### 2.8.24 DCREMPER: DC Removal Period Count

DCREMPER defines the number of mains periods used for one iteration of the DC removal algorithm. Larger values in DCREMPER can improve noise suppression and result in longer calculation settling times. When the DC removal function is disabled, DCREMPER is not used.

If the dc removal function is not on (with bits DCREM\_V1, DCREM\_I1, DCREM\_I2):

ESP430CE1: The offset measured with shorted ADC inputs during the initialization (or with the INIT Control Command) is used.

ESP430CE1A: The value 0 is used.

Format	Unsigned Integer	+6.0
Range	0x00 to 0x032	0 to +50 (due to 32-bit sum buffer capacity)
Resolution	1 mains period	
Initialization	0x05	5 mains periods

#### 2.8.25 DC Removal Function Description

If the AFE voltage and current samples contain offsets or DC components, the measured energy W is:

$$\begin{split} W &= \frac{1}{f_{ADC}} \times \sum_{t=0}^{L=\infty} (v_n + v_{dc}) \times (i_n + i_{dc}) = \\ &= \frac{1}{f_{ADC}} \times \sum_{t=0}^{L=\infty} (v_n \times i_n + v_n \times i_{dc} + i_n \times v_{dc} + i_{dc} \times v_{dc}) \end{split}$$

Where:

$$\begin{split} v_{dc} &= DC \text{ part of a voltage sample [V]} \\ i_{dc} &= DC \text{ part of a current sample [A]} \\ v_n &= \text{voltage sample [V]} \\ i_n &= \text{current sample [A]} \end{split}$$

**NOTE:** With the ESP430CE1A, a watchdog is implemented for a missing voltage V<sub>1</sub> (see Section 2.9.2).

The terms  $(v_n \times i_{dc})$  and  $(i_n \times v_{dc})$  in the previous equation equal zero when summed over one full mains period (the integral of a sine wave from 0 to  $2\pi = 0$ ). However, the term  $(i_{dc} \times v_{dc})$  is added erroneously to the energy summation with each sample result. If one of the two offsets can be set to zero, the error term is eliminated.

With the DC removal function enabled, it is possible to eliminate the DC component for the  $V_1$  voltage path or the current paths,  $I_1$  and  $I_2$ . DCREMPER defines the number of mains periods used for the calculation of the DC removal values.



## 2.9 Detection of Zero Crossing

### 2.9.1 Zero Crossing Checks

Zero crossing of the voltage  $V_1$  is detected by the change of the sign of  $V_1$  after two samples with the same sign:

- Leading edge: a positive V<sub>1</sub> sample follows two negative ones.
- Trailing edge: a negative V<sub>1</sub> sample follows two positive ones.

### ESP430CE1A and ESP430CE1B

To get secure results with noise and spikes on the voltage V<sub>1</sub>, two limits are given for the change of V<sub>1</sub>:

- The two V<sub>1</sub> samples before and after the sign change must have minimum distances of 502 ADC steps. This avoids noise induced, false zero crossings.
- V1FILTER enabled: Spikes of V<sub>1</sub> are checked against the value (DELTAV1MAX) in the parameter registers. The voltage sample differences |ΔNv1| must be smaller than (DELTAV1MAX), otherwise a linear approximation is used for the actual V<sub>1</sub> sample v1n.

The V1FILTER avoids false zero crossings by large spikes.

If V1FILTER = 0:

No  $V_1$  check is made. Sample v1n is used as it is.

If V1FILTER = 1:

If  $|N_{v1n} - N_{v1n-1}| < (DELTAV1MAX)$ , sample v1n is used as it is.

Else:  $N_{v1n} = (N_{v1n-1} - N_{v1n-2}) + N_{v1n-1} = 2_{Nv1n-1} - 2_{Nv1n-2}$ , a linear approximation for sample v1 is used.

If the V1FILTER is used, the value for (DELTAV1MAX) must be set by the CPU to the maximum dv1/dt value for the used ADC range, multiplied with a security factor  $k_{safety}$  (for example, 1.2):

$$(\text{DELTAV1MAX}) = 2\pi \times f_{\text{mains max}} \times \frac{N_{\text{ADC max}}}{f_{\text{ADC}}} \times k_{\text{safety}}$$
(32)

### Example

The V1FILTER is used with a used ADC range of 90%, a maximum mains frequency of 51 Hz, an ADC frequency of 4096 Hz and a safety factor of 1.1. The value in DELTAV1MAX is:

 $(\mathsf{DELTAV1MAX}) = 2\pi \times 51 \times \frac{0.9 \times 7\mathsf{FFFh}}{4096} \times 1.1 = 2538 \tag{33}$ 

## 2.9.2 Zero Crossing Watchdog (ESP430CE1A and ESP430CE1B)

With  $V_1$  disconnected, no zero crossings occur and no mains period measurements are made. To allow the important dc removal calculations without  $V_1$ , a watchdog is implemented for the zero crossing detection. This Zero Crossing Watchdog is reset with each detected valid zero crossing of  $V_1$  and incremented with the sample frequency  $f_{ADC}$ . If the watchdog reaches the fixed value:

$$ZCWD = \frac{f_{ADC max}}{f_{mains min}} + k_{ZCWD} = \frac{4096}{40} + 40 \simeq 142$$
 (34)

The dc removal calculations are processed with the accumulated values and the watchdog is reset.

The maximum repetition frequency  $f_{DCRmmax}$  of the dc removal function due to the Zero Crossing Watchdog is:

$$f_{DCRm max} = \frac{f_{ADC}}{(DCREMPER) \times ZCWD} + 1 [Hz]$$
(35)

With the initial value of 5 for (DCREMPER) and  $f_{ADC}$  = 4096 Hz this leads to:

$$f_{\text{DCRm max}} = \frac{4096}{5 \times 142} + 1 \simeq 6 \text{ [Hz]}$$
(36)

The dc removal function is called with a repetition frequency of 6 Hz if  $V_1$  is missing.




With the safety function of the Zero Crossing Watchdog, energy measurements are still possible without  $V_1$  connected: the correctly measured value IRMS is multiplied by a defined value for  $V_1$ , for example, 100%. The multiplication and accumulation is made by the CPU in this case.

## 2.10 Common Mode Rejection (ESP430CE1A and ESP430CE1B)

Figure 5 shows the common mode influence of the voltage  $V_1$  to the currents  $I_1$  and  $I_2$ . This influence is visible only at very low currents. The common mode influence is a constant error value (shown red in Figure 5) in phase with the voltage  $V_1$ . The common mode influence changes the phase angle  $\varphi$  to  $\varphi'$  and the current values from  $I_1$  and  $I_2$  to  $I_1'$  and  $I_2'$  dependent on the quadrant of the current.


These two changes introduce a measurement error that depends on the phase angle  $\boldsymbol{\phi}$  and the current value.



NOTE: References to  $I_2$  and  $I_2'$  do not apply to the ESP430CE1B.



Figure 6 shows the dependence of the measurement error to the phase angle  $\varphi$ . It is described by the  $\cos^{-1}\varphi$  function.





Due to the constant value and phase angle of the introduced common mode error, it is possible to correct this error: it is only necessary to subtract its value from all measured active energy values.

Texas

**TRUMENTS** 

(37)

(38)

The value in address CORRCOMP controls the common mode rejection function of the ESP430CE1A:

- If (CORRCOMP) = 0: the common mode rejection function is switched off.
- If (CORRCOMP) > 0: the value is a quarter of the actual value to be used. This is to allow also the
  compensation of small common mode influences.

The value in CORRCOMP is approximately given by: (CORRCOMP) =  $0.25 \times 10^{(0.05 \times CMRR)}$ 

The compensation value (CORRCOMPStore) for the active energies is calculated with the formula:

$$(CORRCOMPStore) = \frac{(V1RMS)^2}{4 \times (CORRCOMP)}$$

(CORRCOMPStore) is used for the correction of all measured active energies:

- Active energy for 4096 samples (ACTENERGY1 and ACTENERGY2). The common mode correction is made with the value for (CORRCOMPStore) of the actual 4096 samples.
- Active energy for a single mains period (ACTENSPER1 and ACTENSPER2). The common mode correction is made with the value for (CORRCOMPStore) of the last 4096 samples, not of the actual ones: the actual value of (CORRCOMPStore) is not yet available.
- Active energy used with bit ILREACHEDFG if bit MB = 0 (ILREACHEDFG is set dependent on the reached energy level). The common mode correction is made with the value for (CORRCOMPStore) of the last 4096 samples, not of the actual ones: the actual value for (CORRCOMPStore) is not yet available.

The reactive energy is not influenced by the common mode and, therefore, needs no correction. The apparent energy is calculated with the corrected active energy and the not influenced reactive energy, and is also correct.

## 2.11 Maximum Spike for V<sub>1</sub> Filter (ESP430CE1A and ESP430CE1B)

The value in DELTAV1MAX defines the maximum tolerable change from one V<sub>1</sub> sample to the next one if the V<sub>1</sub> Filter is enabled (bit V1FILTER = 1). If the V<sub>1</sub> Filter is enabled and the change from one V<sub>1</sub> sample to the last one exceeds the value in DELTAV1MAX (absolute values are used), then a linear approximation is made for the value N<sub>v1n</sub>. Otherwise the N<sub>v1n</sub> value is used unmodified.

Format	Unsigned Integer Word	+16.0
Range	0x00 to 0x0FFFF	0.0 to +65535
Resolution	1 step	
Initialization	0x0	

#### Formulas

 $|N_{v1n} - N_{v1n-1}| < (DELTAV1MAX) \rightarrow sample v1n is used as is$ 

$$|N_{v1n} - N_{v1n-1}| \ge (DELTAV1MAX) \rightarrow N_{v1n} = (N_{v1n-1} - N_{v1n-2}) + N_{v1n-1} = 2N_{v1n-1} - 2N_{v1n-2}$$

$$(\text{DELTAV1MAX}) \ge 2\pi \times f_{\text{mains max}} \times \frac{N_{\text{ADC max}}}{f_{\text{ADC}}} \times k_{\text{safety}} \quad \text{value for(DELTAV1MAX)}$$
(39)

#### Example

The V1FILTER is used with a used ADC range of 95%, a maximum mains frequency of 66 Hz, an ADC frequency of 2048 Hz, and a safety factor of 1.2. The value for (DELTAV1MAX) is:

$$(\mathsf{DELTAV1MAX}) \ge 2\pi \times 66 \times \frac{0.95 \times 0x7\mathsf{FFF}}{2048} \times 1.2 = 7564 = 0x1\mathsf{D8B}$$
(40)



(41)

ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

#### 2.12 Common Mode Rejection Ratio (ESP430CE1A and ESP430CE1B)

The value in CORRCOMP defines the value of the common mode rejection ratio for the two current ADCs due to the voltage ADC. If the value in CORRCOMP is zero, no correction of the common mode influence is made. The value in CORRCOMP is multiplied by 4 before its use to allow the compensation of small common mode influences. The calculated compensation value is stored in the RAM address CORRCOMPStore and used for the correction of all active energies [4096 samples, single mains period and energy level count (bit MB = 0)]. The correction depends on the squared value of (V1RMS).

Format	Unsigned Integer Word	+16.0
Range	0x00 to 0x0FFFF	0.0 to +262140 (108.37 dB)
Resolution	4	
Initialization	0x0	

### Formulas

$$(\text{CORRCOMPStore}) = \frac{(\text{V1RMS})^2}{4 \times (\text{CORRCOMP})} \text{ [steps^2]}$$
$$(\text{V1RMS})^2$$

$$(\text{CORRCOMPStore}) = \frac{(\text{V1RMS})^2}{4 \times (\text{CORRCOMPStore})} [1]$$

#### Example

The necessary CMRR compensation for active energy 1 is 3554 steps<sup>2</sup>. The measured RMS value V1RMS for voltage  $V_1$  is 29EAh. This leads to a value for CORRCOMP:

$$(\text{CORRCOMPStore}) = \frac{(\text{V1RMS})^2}{4 \times (\text{CORRCOMPStore})} = \frac{0 \times 29 \text{EA}^2}{4 \times 3554} = 8098.82$$
(42)

The rounded value 8099 (1FA3h) is written to address CORRCOMP.

### Example

An electricity meter showed the following common mode errors for small currents dependent on the phase angle  $\varphi$  (the absolute value of all four  $|\cos\varphi| = 0.5$ ):

- $I_1 = 10 \text{ A} (10\% \text{ I}_{max}), \phi = 0^{\circ}, \text{ Err}_{Hi} = +0.1\% \text{ calibrated value}$
- $I_1 = 0.2 \text{ A} (0.2\% \text{ Imax}), \varphi = +120^\circ, \text{ Err}_{Lo120} = -1.8\%$
- $I_1 = 0.2 \text{ A} (0.2\% \text{ Imax}), \varphi = +60^\circ, \text{ Err}_{Lo60} = +2.2\%$
- $I_1 = 0.2 \text{ A} (0.2\% \text{ Imax}), \varphi = 0^\circ, \text{ Err}_{1.00} = +1.4\%$

 $I_1 = 0.2 \text{ A} (0.2\% \text{ Imax}), \varphi = -60^\circ, \text{ Err}_{Lo-60} = +1.9\%$ 

 $I_1 = 0.2 \text{ A} (0.2\% \text{ Imax}), \varphi = -120^\circ, \text{ Err}_{Lo-120} = -2.2\%$ 

The measured RMS value (V1RMS) for voltage V<sub>1</sub> is 29EAh. The correct value for (ACTENERGY1) for I<sub>1</sub> = 0.2 A and  $\phi$  = 0° is 533E1h. The necessary correction value for the active energies (CORRCOMPStore) is:

$$(\text{CORRCOMPStore}) = 0.25 \times (|\text{Err}_{\text{Lo120}}| + |\text{Err}_{\text{Lo60}}| + |\text{Err}_{\text{Lo-60}}| + |\text{Err}_{\text{Lo-120}}|) \times (\text{ACTENERGY1}) \times |\cos\phi|$$

$$(\text{CORRCOMPStore}) = 0.25 \times (|-0.018| + |0.022| + |0.019| + |-0.022|) \times 533\text{E1h} \times 0.5 = 3452.23$$
(43)

To get the needed correction value 3452 with the measured  $V_1$  voltage:

$$(\text{CORRCOMPStore}) = \frac{(V1\text{RMS})^2}{4 \times (\text{CORRCOMPStore})} = \frac{0x29\text{EA}^2}{4 \times 3452.23} = 8337.57$$
(44)

The rounded value 8338 is written to address CORRCOMP. The correction value (CORRCOMPStore) is:  $(CORRCOMPStore) = \frac{(V1RMS)^2}{4 \times (CORRCOMP)} = \frac{0x29EA^2}{4 \times 8338} = 3452.05$ (45)

With this correction value, the six measured errors improve to:

$$\begin{split} &I_1 = 10 \text{ A (10\% Imax), } \phi = 0 \text{ }^{\circ}, \text{ Err}_{\text{Hi}} = -202 \text{ ppm (calibrated value)} \\ &I_1 = 0.2 \text{ A (0.2\% Imax), } \phi = +120^{\circ}, \text{ Err}_{\text{Lo120}} = +0.22\% \\ &I_1 = 0.2 \text{ A (0.2\% Imax), } \phi = +60^{\circ}, \text{ Err}_{\text{Lo60}} = +0.17\% \\ &I_1 = 0.2 \text{ A (0.2\% Imax), } \phi = 0^{\circ}, \text{ Err}_{\text{Lo7}} = +0.39\% \\ &I_1 = 0.2 \text{ A (0.2\% Imax), } \phi = -60^{\circ}, \text{ Err}_{\text{Lo7}} = -0.12\% \\ &I_1 = 0.2 \text{ A (0.2\% Imax), } \phi = -120^{\circ}, \text{ Err}_{\text{Lo7120}} = -0.18\% \end{split}$$

If the phase angles used for the previous calculation show different values for  $|\cos \varphi|$ , then a correction to equal absolute phase angles is necessary. This is made with the formula:

$$\mathsf{Err}_{\mathsf{Lo}\phi\mathsf{corr}} = \mathsf{Err}_{\mathsf{Lo}\phi} \times \frac{\cos\phi}{\cos\phi_{\mathsf{corr}}}$$
(46)

For example, the 120° error  $\text{Err}_{Lo120}$  is measured with a phase angle  $\varphi = +124^{\circ}$ , due to the calibration equipment.

$$I_{1} = 0.2 \text{ A } (0.2\% I_{\text{max}})$$

$$\varphi = +124^{\circ}$$

$$\text{Err}_{\text{Lo124}} = -2.0\%$$

$$\text{Err}_{\text{Lo120}} = \text{Err}_{\text{Lo124}} \times \frac{\cos \varphi}{\cos \varphi_{\text{corr}}} = -2.0\% \times \frac{\cos 124}{\cos 120} = -2.237\%$$
(47)

The corrected electricity meter error with  $\varphi = +120^{\circ}$  is -2.237%.



## 2.13 ESP430CE1, ESP430CE1A, and ESP430CE1B Return Registers Description

The return registers are used to pass calculated results and status information from the ESP430 to the CPU.

#### 2.13.1 ESP430\_STAT0: Embedded Processor Status Register 0

ESP430\_STAT0 and the ESP430\_STAT1 indicate the occurrence of ESP430CE1, ESP430CE1A, and ESP430CE1B events to the CPU. The ESP430\_STAT1 is present only in the ESP430CE1A. When the corresponding enable bit is set in the EVENT parameter register, a change in value from 0 to 1 of each ESP430\_STAT0/ESP430\_STAT1 bit triggers a mailbox message to be sent from the ESP430 to the CPU. ESP430\_STAT0 and ESP430\_STAT1 flags are set independently of the settings in EVENT. Table 10 describes the ESP430\_STAT0 bits. Table 11 describes the ESP430\_STAT1 bits.

Name	Bit Function
ACTIVEFG	Indicates the ESP430 is in MEASURE or CALIBRATION mode and is active. I2PEAKFG <sup>(1)</sup> Indicates an overcurrent condition has occurred on I <sub>2</sub> as defined by IPEAKLEVEL when exceeded for three contiguous I <sub>2</sub> samples. When set, the larger I <sub>x</sub> value is stored in IPEAK. Cannot be cleared by the CPU.
I1PEAKFG <sup>(1)</sup>	Indicates an overcurrent condition has occurred on $I_1$ as defined by IPEAKLEVEL when exceeded for three contiguous $I_1$ samples. When set, the larger $I_x$ value is stored in IPEAK. Cannot be cleared by the CPU.
VPEAKFG	Indicates an overvoltage condition has occurred on $V_1$ as defined by VPEAKLEVEL when exceeded for three contiguous $V_1$ samples. Cannot be cleared by the CPU.
VDROPFG	Indicates and undervoltage condition has occurred on $V_1$ as defined by VDROPLEVEL and VDROPCYCLS. Cannot be cleared by the CPU.
NEGENFG	Indicates that negative energy has been accumulated over the last 4096 measurements. This can be caused by meter tampering or delivery of energy into the line by the load. Treatment of negative energy is defined by ESP430_CTRL0 bits NE0 and NE1. Cannot be cleared by the CPU.
TAMPFG <sup>(1)</sup>	Indicates possible meter tampering has occurred. See ESP430CE1 Energy Measurement Configurations for more information on tamper detection. Cannot be cleared by the CPU.
CALRDYFG	Indicates the end of the calibration routine and availability of new active energy values in ACTENERGYx. This flag only applies when the ESP430 is in CALIBRATION mode. Cleared when the ESP430 is sent into IDLE mode.
ZXTRFG	<ul> <li>Indicates the occurrence of a trailing-edge zero crossing (positive-to-negative) on V<sub>1</sub>. The following tasks are performed following a trailing-edge zero crossing: <ul> <li>If pending, a temperature measurement is initiated.</li> <li>Undervoltage checks are performed for the last mains period, and VDROPFG is set accordingly.</li> </ul> </li> <li>All tasks except the temperature result are completed with the next available waveform samples after the zero crossing indicated by WFSRDYFG immediately after ZXTRFG has been set. To simplify flag handling ZXLDFG can be used to indicate completion of the ZXTRFG tasks. Cleared when a leading-edge zero crossing occurs and cannot be reset by the CPU.</li> </ul>
ZXLDFG	<ul> <li>Indicates the occurrence of a leading-edge zero crossing (negative-to-positive) on V<sub>1</sub>. The following tasks are performed following a leading-edge zero crossing:</li> <li>If pending, a temperature measurement is initiated.</li> <li>MAINSPERIOD is calculated and updated.</li> <li>Load type is determined and an internal counter increments for a capacitive load or decrements for an inductive load. This value is written to CAPIND after every 4096 mains periods.</li> <li>LINECYCLCNT increments.</li> <li>ACTENSPER1 and ACTENSPER2 are updated.</li> <li>VPEAK and IPEAK are updated.</li> <li>All tasks except the temperature result are completed with the next available waveform samples after the zero crossing indicated by WFSRDYFG immediately after ZXLDFG has been set. To simplify flag handling ZXTRFG can be used to indicate completion of the ZXLDFG tasks. Cleared when a trailing-edge zero crossing occurs and cannot be reset by the CPU.</li> </ul>
ENRDYFG	Indicates new calculated ESP430 values are ready. Associated registers are V1RMS, IRMS, ACTENERGYx, REACTENERGY, APPENERGY, POWERFCT and CAPIND. Cleared when the event message is sent or by the mCLR_EVENT control command.
ILREACHEDFG	Indicates that the interrupt level threshold for energy accumulation or number of measurements performed was reached as defined by the INTRPTLEVL parameter register and the MB control bit in ESP430_CTRL0. Cleared when the event message is sent or by the mCLR_EVENT control command.

#### Table 10. ESP430\_STAT0 Bit Summary

<sup>(1)</sup> Not present in the ESP430CE1B

Name	Bit Function
I2GTI1FG <sup>(1)</sup>	Indicates the current channel with the larger RMS value over the last 4096 samples and is set when $I_2 RMS > I_1 RMS$ if CURR_I2 = 1. I2GTI1FG is always zero when CURR_I2 = 0. Cannot be cleared by the CPU.
WFSRDYFG	Indicates new waveform samples are ready in WAVEFSV1, WAVEFSI1 and WAVEFSI2 registers. Cleared when the event message is sent or by the mCLR_EVENT control command.

#### Table 10. ESP430\_STAT0 Bit Summary (continued)

## Table 11. ESP430\_STAT1 Bit Summary<sup>(1)</sup>

Name	Bit Function
Reserved	Bits 0 and 1 are reserved.
ILNEGFG	Interrupt Level Negative Bit. The ILNEGFG bit (bit 2) indicates the sign of the energy of the reached Interrupt Level.
	0 = Energy is positive
	1 = Energy is negative
	Set if the energy of the reached interrupt level is negative. Reset if the energy of the reached interrupt level is positive. It is not reset by sending an event message or with the command CLR_EVENT.
Reserved	Bits 3 to 9 are reserved.
V1PEAKNEGFG	$V_1$ Negative Peak Bit. The V1PEAKNEGFG bit (bit 10) indicates the sign of the measured $V_1$ peak.
	$0 = \text{Last V}_1$ peak was positive.
	$1 = \text{Last V}_1$ peak was negative.
	The bit is not reset by sending an event message or with the command CLR_EVENT.
I1PEAKNEGFG	$I_1$ Negative Peak Bit. The I1PEAKNEGFG bit (bit 11) indicates the sign of the measured $I_1$ peak.
	$0 = \text{Last } I_1 \text{ peak was positive.}$
	$1 = \text{Last } I_1 \text{ peak was negative.}$
	The bit is not reset by sending an event message or with the command CLR_EVENT.
I2PEAKNEGFG <sup>(2)</sup>	I <sub>2</sub> Negative Peak Bit. The I2PEAKNEGFG bit (bit 12) indicates the sign of the measured I <sub>2</sub> peak.
	$0 = \text{Last } I_2 \text{ peak was positive}$
	$1 = \text{Last } I_2 \text{ peak was negative}$
	The bit is not reset by sending an event message or with the command CLR_EVENT.
Reserved	Bits 13 to 15 are reserved.

<sup>(1)</sup> Present in only the ESP430CE1A and ESP430CE1B

(2) Not present in the ESP430CE1B



(51)

#### 2.13.2 WAVEFSV1: V<sub>1</sub> Waveform Sample

The last offset-corrected ADC sample for V<sub>1</sub> is in WAVEFSV1. The correction of the original ADC result  $N_{V1ADC}$  is made with the offset correction for V<sub>1</sub> contained in V1OFFSET and a second offset depending on bit DCREM\_V1.

Format	Signed integer	±15.0
Range	0x8000 to 0x07FFF	-32768 to +32767
Resolution	1 step	

#### Formulas

$DCREM_V1 = 0$ :	
$(WAVEFSV1) = N_{V1ADC} - N_{V1SC} + (V1OFFSET)$	(48)
DCREM_V1 = 1:	
$(WAVEFSV1) = N_{V1} = N_{V1ADC} - N_{V1DCREM} + (V1OFFSET)$	(49)
$V_1 = k_{v1} \times (WAVEFSV1)$	(50)

Where:

 $N_{V1ADC}$  = Conversion value from SD16 V<sub>1</sub> channel

 $N_{V1SC}$  = ESP430-corrected offset value taken during INIT with shunted SD16 V<sub>1</sub> channel inputs.  $N_{V1DCREM}$  = ESP430-corrected offset value calculated by the DC removal algorithm (see DCREM\_V1 description).

 $V_1$  = Meter-specific result obtained by multiplying WAVEFSV1 with the meter constant  $k_{v_1}$ .

#### Example

An input voltage sample corresponding to a conversion result of 0x32D8 was measured. DCREM\_V1 = 0 (DC removal function is off). The value for  $N_{V1SC}$  = 0xFFFB (-0x5) and V1OFFSET = 0x13. WAVEFSV1 is calculated as:

(WAVEFSV1) = 0x32D8 + 0x5 + 0x13 = 0x32F0

#### 2.13.3 WAVEFSIx: I<sub>x</sub> Waveform Sample

The last offset-corrected ADC sample for  $I_x$  is in WAVEFSIx, where x = 1 or 2 for  $I_1$  or  $I_2$ , respectively. The correction of the original ADC result  $N_{IxADC}$  is made with the offset correction for  $I_x$  contained in IxOFFSET, a second offset depending on bit DCREM\_Ix and the adaptation value for  $I_x$  in ADAPTIx.

Format	Signed integer	±15.0
Range	0x8000 to 0x07FFF	-32768 to +32767
Resolution	1 step	

### Formulas

$DCREM_Ix = 0$ :	
(WAVEFSIx) = $N_{IXADC} - N_{IXSC}$ + (IXOFFSET) × (ADAPTIX) x 2 <sup>-14</sup>	(52)
$DCREM_Ix = 1$ :	
(WAVEFSIx) = $N_{IxADC} - N_{IxDC}$ + (IXOFFSET) × (ADAPTIX) × 2 <sup>-14</sup>	(53)
$I_x = k_{ix} \times (WAVEFSIx)$	(54)

Where:

 $N_{IxADC}$  = Conversion value from SD16  $I_x$  channel

 $N_{IxSC}$  = ESP430-corrected offset value taken during INIT with shunted SD16 I<sub>x</sub> channel inputs.  $N_{IxDCREM}$  = ESP430-corrected offset value calculated by the DC removal algorithm (see DCREM\_Ix description)

 $I_x$  = Meter-specific result obtained by multiplying WAVEFSIx with the meter constant  $k_{lx}$ .

#### Example

An input current sample corresponding to a conversion result of 0x1234 on  $I_1$  was measured. DCREM\_I1 = 1 (DC removal function is on), the value for NI1DCREM = 0xFFFB (-0x5) and I1OFFSET = 0xFFEF (-0x11). With ADAPTI1 = 0x40CF (1.01264) the corrected value written to WAVEFSI1 is:

 $(WAVEFSI1) = (0x1234 - 0xFFFB + 0xFFEF) \times 0x40C \times 2^{-14} = 0x1262$ 

(55)



(56)

### 2.13.4 ACTENERGYx: I<sub>x</sub> Active Energy

The calculated active energy of  $I_x$  for the last 4096 ADC measurements is stored in ACTENERGYx, where x = 1 or 2 for  $I_1$  and  $I_2$ , respectively. This value also represents the average active power  $P_{actx}$  over the same measurement time (ACTENERGYx = ACTENERGYx\_HI, ACTENERGYx\_LO = 32 bits).

### ESP430CE1A and ESP430CE1B

The comparison of the two absolute, active energies (ACTENERGY1) and (ACTENERGY2) defines the flag I2GTI1FG ( $I_2$  greater than  $I_1$ ). I2GTI1FG is not present in the ESP430CE1B:

- If  $|(ACTENERGY1)| \ge |(ACTENERGY2)|$ : I2GTI1FG = 0
- If |(ACTENERGY2)| > |(ACTENERGY1)|: I2GTI1FG = 1

The compensation value (CORRCOMPStore) for the common mode influence is subtracted from the calculated active energy 1. The compensation value is zero if the common mode compensation is switched off ((CORRCOMP) = 0).

# ESP430CE1A

The comparison of the two absolute, active energies (ACTENERGY1) and (ACTENERGY2) defines the flag I2GTI1FG:

- If |(ACTENERGY1)| ≥ |(ACTENERGY2)|: I2GTI1FG = 0
- If |(ACTENERGY2)| > |(ACTENERGY1)|: I2GTI1FG = 1

The compensation value (CORRCOMPStore) for the common mode influence is subtracted from the calculated active energy 2 if bit I2CMRR = 1 in ESP430\_CTRL0. The compensation value is zero if the common mode compensation is switched off ((CORRCOMP) = 0).

Format	Signed integer	±31.0
Range	0x80000000 to 0x07FFFFFFF	
Resolution	$1 \operatorname{step}^2 = 1/C_{Z1}$	Normal operation
Resolution	16 steps <sup>2</sup> = $16/C_{Zx}$	Calibration mode

#### Formulas

$$(\text{ACTENERGYx}) = \frac{1}{4096} \times \sum_{i=1}^{4096} (\text{WAVEFSV1}) \times (\text{WAVEFSIx}) \text{ [steps^2]}$$

Energy:

$$W_{actx} = \frac{(ACTENERGYx)}{C_{Zx}} = (ACTENERGYx) \times k_{lx} \times k_{V1} \times \frac{4096}{f_{ADC}} [Ws]$$
(57)

Power:

$$P_{actx} = \frac{(ACTENERGYx)}{C_{Zx}} \times \frac{f_{ADC}}{4096} = (ACTENERGYx) \times k_{Ix} \times k_{V1} [W]$$
(58)

#### NOTE: ACTENERGYx and STARTCURR

When the RMS value for  $I_{\mbox{\scriptsize x}}$  is smaller than the value in STARTCURR, ACTENERGYx is set to zero.

# 2.13.5 REACTENERGY: Reactive Energy

The calculated reactive energy of the last 4096 measurements is stored in REACTENERGY. This value also represents the average reactive power  $P_{react}$  over the same measurement time.

(REACTENERGY = REACTENERGY\_HI, REACTENERGY\_LO = 32 bits)

I2GTI1FG determines if the reactive energy is calculated for  $I_1$  or  $I_2$ . The larger current is always used for the calculation of REACTENERGY. I2GTI1FG is not present in the ESP430CE1B.

- I2GTI1FG = 0: ACTENERGY1 and APPENERGY are used to calculate W<sub>react</sub>.
- I2GTI1FG = 1: ACTENERGY2 and APPENERGY are used to calculate W<sub>react</sub>.

# ESP430CE1

Format	Unsigned integer	+31.0
Range	0x00000000 to 0x07FFFFFFF	
Resolution	1 step <sup>2</sup> = $1/C_{z} = 1/C_{z1} = 1/C_{z2}$	

# Formulas

I2GTI1FG = 0:

(REACTENERGY) = 
$$\sqrt{(APPENERGY)^2 - (ACTENERGY1)^2 [steps^2]}$$

$$W_{react} = \frac{(REACTENERGY)}{C_{Z1}} = (REACTENERGY) \times k_{11} \times k_{V1} \times \frac{4096}{f_{ADC}} [Ws]$$
(59)

I2GTI1FG = 1:

(REACTENERGY) =  $\sqrt{(APPENERGY)^2 - (ACTENERGY2)^2}$  [steps<sup>2</sup>]

$$W_{\text{react}} = \frac{(\text{REACTENERGY})}{C_{Z2}} = (\text{REACTENERGY}) \times k_{12} \times k_{V1} \times \frac{4096}{f_{\text{ADC}}} \text{ [Ws]}$$
(60)

The average reactive power of the last 4096 measurements is:

I2GTI1FG = 0:  $P_{react} = \frac{(REACTENERGY)}{C_{Z1}} \times \frac{f_{ADC}}{4096} = (REACTENERGY) \times k_{11} \times k_{V1} [W]$ (61)

I2GTI1FG = 1:  

$$P_{react} = \frac{(REACTENERGY)}{C_{72}} \times \frac{f_{ADC}}{4096} = (REACTENERGY) \times k_{12} \times k_{V2} [W]$$

(62)

# ESP430CE1A and ESP430CE1B

Format	Signed integer	±31.0
Range	0x80000000 to 0x07FFFFFFF	
Resolution	1 step <sup>2</sup> = $1/C_{z} = 1/C_{z1} = 1/C_{z2}$	

# Formulas

I2GTI1FG = 0:

$$(\text{REACTENERGY}) = \sum_{n=0}^{4095} \frac{(\text{WAVEFSI1}_n \times \text{WAVEFSV1}_{n-1}) \times (\text{WAVEFSI1}_{n-1} \times \text{WAVEFSV1}_n)}{2 \times \sin(2\pi \times \frac{256}{\text{MAINSPERIOD}})}$$
$$W_{\text{react}} = \frac{(\text{REACTENERGY})}{C_{Z1}} = (\text{REACTENERGY}) \times k_{11} \times k_{V1} \times \frac{4096}{f_{\text{ADC}}} \text{ [Ws]}$$
(63)

Texas Instruments

www.ti.com

ESP430CE1, ESP430CE1A, and ESP430CE1B Operation

I2GTI1FG = 1:

$$(\text{REACTENERGY}) = \sum_{n=0}^{4095} \frac{(\text{WAVEFSI2}_n \times \text{WAVEFSV1}_{n-1}) \times (\text{WAVEFSI2}_{n-1} \times \text{WAVEFSV1}_n)}{2 \times \sin(2\pi \times \frac{256}{\text{MAINSPERIOD}})}$$
$$W_{\text{react}} = \frac{(\text{REACTENERGY})}{C_{Z2}} = (\text{REACTENERGY}) \times k_{I2} \times k_{V1} \times \frac{4096}{f_{\text{ADC}}} \text{ [Ws]}$$
(64)

The average reactive power of the last 4096 measurements is:

$$\begin{split} &I2GTI1FG = 0:\\ &\mathsf{P}_{\text{react}} = \frac{(\text{REACTENERGY})}{C_{Z1}} \times \frac{f_{\text{ADC}}}{4096} = (\text{REACTENERGY}) \times k_{11} \times k_{V1} \, [W] \end{split} \tag{65} \\ &I2GTI1FG = 1: \end{split}$$

$$\mathsf{P}_{\mathsf{react}} = \frac{(\mathsf{REACTENERGY})}{\mathsf{C}_{Z2}} \times \frac{\mathsf{f}_{\mathsf{ADC}}}{4096} = (\mathsf{REACTENERGY}) \times \mathsf{k}_{\mathsf{I}_2} \times \mathsf{k}_{\mathsf{V}_2} [\mathsf{W}] \tag{66}$$

# 2.13.6 APPENERGY: Apparent Energy

The calculated apparent energy of the last 4096 measurements is stored in APPENERGY. This value also represents the average apparent power  $P_{app}$  over the same measurement time.

(APPENERGY = APPENERGY\_HI, APPENERGY\_LO = 32 bits)

I2GTI1FG determines if the apparent energy is calculated for  $I_1$  or  $I_2$ . The larger current is always used for the calculation of APPENERGY.

- I2GTI1FG = 0: I<sub>1</sub> RMS = IRMS and V1RMS are used for the calculation
- I2GTI1FG = 1: I<sub>2</sub> RMS = IRMS and V1RMS are used for the calculation

Format	Signed integer	±31.0
Range	0x80000000 to 0x07FFFFFFF	
Resolution	1 step <sup>2</sup> = $1/C_{z} = 1/C_{z_{1}} = 1/C_{z_{2}}$	

# Formulas

Apparent energy (ESP430CE1): (APPENERGY) = (V1RMS) × (IRMS) [steps<sup>2</sup>] (67) Apparent energy (ESP430CE1A and ESP430CE1B):  $(APPENERGY) = \sqrt{(REACTENERGY)^2 + (ACTENERGYx)^2}$ (68) I2GTI1FG = 0:  $W_{app} = \frac{(APPENERGY)}{C_{71}} = (APPENERGY) \times k_{I1} \times k_{V1} \times \frac{4096}{f_{ADC}} \text{ [Ws]}$ (69) I2GTI1FG = 1:  $W_{app} = \frac{(APPENERGY)}{C_{Z2}} = (APPENERGY) \times k_{I2} \times k_{V1} \times \frac{4096}{f_{ADC}} \text{ [Ws]}$ (70) Average apparent power: I2GTI1FG = 0:  $\mathsf{P}_{\mathsf{app}} = \frac{(\mathsf{APPNERGY})}{\mathsf{C}_{\mathsf{71}}} \times \frac{\mathsf{f}_{\mathsf{ADC}}}{4096} = (\mathsf{APPENERGY}) \times \mathsf{k}_{\mathsf{I1}} \times \mathsf{k}_{\mathsf{V1}} \ [\mathsf{W}]$ (71)

I2GTI1FG = 1:  

$$P_{app} = \frac{(APPNERGY)}{C_{Z2}} \times \frac{f_{ADC}}{4096} = (APPENERGY) \times k_{12} \times k_{V2} [W]$$
(72)



### 2.13.7 ACTENSPERx: I<sub>x</sub> Active Energy Over One Mains Period

The calculated active energy of  $I_x$  during the last mains period is stored in ACTENSPERx, where x = 1 or 2 for  $I_1$  or  $I_2$ , respectively. ACTENSPERx is calculated with each leading edge zero crossing of the mains voltage and is useful for calibration purposes. The availability of the latest calculated result is indicated by WFSRDYFG after ZXLDFG = 1.

(ACTENSPERx = ACTENSPERx\_HI, ACTENSPERx\_LO = 32 bits)

### ESP430CE1A and ESP430CE1B

The compensation value (CORRCOMPStore) for the common mode influence is corrected with the measured mains period at address MAINSPERIOD and subtracted from the calculated active energy 1. The compensation value is zero if the common mode compensation is switched off ((CORRCOMP) = 0). For (CORRCOMPStore) the value of the last 4096 samples is used: the new value is not yet available.

Format	Signed integer	±31.0
Range	0x80000000 to 0x07FFFFFFF	
Resolution	1 step <sup>2</sup> = $1/C_{Zx}$	

#### Formulas

Energy during last mains period:

$$W_{xSP} = \frac{(ACTENSPERx)}{C_{Zx}} [Ws]$$
(73)

Power during last mains period:

$$P_{x} = \frac{(\text{ACTENSPERx})}{C_{Zx} \times T_{\text{mains}}} = (\text{ACTENSPERx}) \times k_{Ix} \times k_{V1} \times \frac{4096}{f_{\text{ADC}}} \times f_{\text{MAINS}} = = (\text{ACTENSPER1}) \times k_{Ix} \times k_{V1} \times \frac{4096 \times 256}{(\text{MAINSPERIOD})} [W]$$
(74)

Jitter of the energy value in ACTENSPERx is small when voltage and current have constant values and is due to the small uncertainty of the measured energy near the zero crossing of the voltage. The jitter (e) coming from this uncertainty for PF = 1 is:

$$e = \frac{\pm \left(\sin\left(\frac{f_{\text{mains}}}{f_{\text{ADC}}} \times 360^{\circ}\right)\right)^{2}}{\frac{f_{\text{ADC}}}{f_{\text{mains}}} \times 2}$$
(75)

For  $f_{mains} = 50$  Hz and  $f_{ADC} = 4096$  Hz the resulting jitter e (relative to 1.0) is:

$$e = \pm \frac{\left(\sin\left(\frac{50}{4096} \times 360^{\circ}\right)\right)^{2}}{\frac{4096}{50} \times 2} = \pm \frac{\left(\sin 4.39453\right)^{2}}{81.92 \times 2} = \pm 143.34 \text{Ex}10^{-6}$$
(76)

NOTE: Treatment of Negative Energy

When negative active energy is measured, ACTENSPERx is not set to zero. The measured energy is calculated and provided in the appropriate return register.



(77)

#### 2.13.8 **POWERFCT: Power Factor**

The calculated power factor of the last 4096 measurements is stored in POWERFCT. I2GTI1FG determines if the power factor is calculated for  $I_1$  or  $I_2$ . The larger current channel is always used for the calculation.

- I2GTI1FG = 0: ACTENERGY1 and APPENERGY are used for the calculation •
- I2GTI1FG = 1: ACTENERGY2 and APPENERGY are used for the calculation

Format	Unsigned integer.fraction	+1.14
Range	0x00 to 0x4000	0.0 to 1.000
Resolution	61.035x10 <sup>-6</sup>	2 <sup>-14</sup>

# **Formulas**

 $(POWERFCT) = \frac{(ACTENERGYx)}{(APPENERGY)}$ 

 $PF = (POWERFCT) \times 2^{-14}$ 

#### Example

POWERFCT contains the calculated value 0x2ABC. The corresponding power factor PF is:	
$PF = 0x2ABC \times 2^{-14} = 0.66772$	(78)
For a pure sinusoid, PF = $\cos\varphi$ . This results in:	
$\varphi = \arccos(PF) = \arccos(0.66772) = 48.108^{\circ}$	(79)

NOTE: The sign of the angle is indicated by the value in CAPIND.

#### NOTE: Power Factor Angle

The sign of the calculated angle is indicated by the value in CAPIND.

#### NOTE: ESP430CE1A and ESP430CE1B

The nature of the angle  $\varphi$  (inductive or capacitive load) can be seen in (REACTENERGY). The reactive energy is negative for capacitive loads and positive for inductive loads.



# 2.13.9 CAPIND: Capacitive and Inductive Indication

The average phase shift during the last 4096 measurements is stored in CAPIND. With each leading-edge zero crossing of V<sub>1</sub>, the phase shift between the selected current I<sub>x</sub> and V<sub>1</sub> is calculated where x = 1 or 2 for I<sub>1</sub> or I<sub>2</sub>, respectively. I2GTI1FG determines if CAPIND is calculated for I<sub>1</sub> or I<sub>2</sub>. The larger current of the last 4096 measurements is always used for the calculation.

If the current lags the voltage (inductive phase shift), an internal counter decrements. If the current leads the voltage (capacitive phase shift), the counter increments. For a zero phase shift the counter is not changed. The internal counter value is written to CAPIND after 4096 measurements and reset.

Format	Signed word	±15.0
Range	0x8000 to 0x7FFF	-32768 to +32767
Resolution	1 mains cycle	

# Formulas

- If (CAPIND) > 0 : capacitive phase shift
- If (CAPIND) = 0: no phase shift
- If (CAPIND) < 0 : inductive phase shift

# Example

CAPIND contains the value 0xFFFE (-0x2). This indicates a small average inductive phase shift during the last 4096 measurements. This is normally caused by power factors close to 1.0. The corresponding power factor is contained in POWERFCT.



#### 2.13.10 Inductive and Capacitive Indication

Energy measurement for the full 360° range of  $\varphi$  is possible with NEx = 10b (see Table 12).

CAPIND	POWERFCT	sin	Quadrant	Energy	Reactive Energy <sup>(1)</sup>
Negative	Positive	Positive	I	Inductive load	Positive
Negative	Negative	Positive	II	Capacitive generator	Positive
Positive	Negative	Negative		Inductive generator	Negative
Positive	Positive	Negative	IV	Capacitive load	Negative


# Table 12. Four Quadrant Energy Measurement IEC 62053-23

<sup>(1)</sup> The sign of  $\sin\varphi$  shows the sign of the involved reactive power.

ESP430CE1: The reactive power (REACTENERGY) is an absolute value (always positive).

ESP430CE1A: The reactive power (REACTENERGY) is a signed value with the sign of sino.

IEC 62053–23: The phase angle between current  $I_1$  or  $I_2$  and voltage  $V_1$  is defined to be positive in the clockwise direction.



# ESP430CE1A and ESP430CE1B

The average phase sequence during the last 4096 measurements is stored in word CAPIND: with each leading zero crossing of the mains voltage, the phase shift between the selected current  $I_x$  and voltage  $V_1$  is calculated. The flag I2GTI1FG decides if CAPIND is calculated for current  $I_1$  or current  $I_2$ . This means the higher current of the last 4096 measurements is used for the calculation. I2GTI1FG is not present in the ESP430CE1B.

- I2GTI1FG = 0:  $I_1$  is used for the calculation
- I2GTI1FG = 1:  $I_2$  is used for the calculation

If the current lags the voltage (inductive phase shift) an internal counter is decremented, if the current leads the voltage (capacitive phase shift), the counter is incremented. If the phase shift is zero, the counter is not changed.

The check for leading or lagging of the current is made with each leading zero voltage crossing of voltage  $V_1$ .

The counter is written to word CAPIND after 4096 measurements and then cleared. Flags NE0 and NE1 indicate the update of (CAPIND).

Format	Signed integer	+15.0
Range	$\pm f_{mains} \times 4096/f_{ADC}$	-264 to +264 (f <sub>mains</sub> = 66 Hz, f <sub>ADC</sub> = 1024 Hz)
Resolution	1 mains cycle	

### Formulas

- If (CAPIND) > 0: Capacitive phase shift
- If (CAPIND) = 0: No phase shift (resistive)

If (CAPIND) < 0: Inductive phase shift

#### Example

(CAPIND) contains the value 0xFFFE (-2). This indicates a small average inductive phase shift during the last second. This is normally caused by power factors  $\cos\varphi$  very near to 1.0. The corresponding  $\cos\varphi$  is contained in word POWERFCT.

# 2.13.11 MAINSPERIOD: Calculated Mains Period

The mains period  $T_{mains}$  is calculated and stored in MAINSPERIOD. The value for MAINSPERIOD is measured between two leading-edge zero crossings of V<sub>1</sub> and is updated for each mains period.

Format	Unsigned integer	+15.0
Range	0x00 to 0x7FFF	0 to +32767
Resolution	1 ESP430 time base unit	

# Formulas

 $T_{mains} = (MAINSPERIOD) \times \frac{1}{f_{ADC} \times 256} [s]$ 

# Example

MAINSPERIOD contains the value 0x5050 where  $f_{ADC} = 4096$  Hz (1 ESP430 time base unit =  $2^{-20}$  s = 954 ns). The corresponding mains period  $t_{mains}$  is:

 $t_{mains} = 0x5050 \times 2^{-20} = 19.607 \text{ [ms]}$ 

This equals a mains frequency of approximately 51Hz.

# 2.13.12 V1RMS: V<sub>1</sub> RMS Voltage

The value in V1RMS represents the calculated RMS value of  $V_1$  for the last 4096 voltage samples. The offset corrected ADC samples given in WAVEFSV1 are used for the calculation.

Format	Unsigned integer	+15.0
Range	0x00 to 0x7FFF	0 to +32767
Resolution	1 step = 1 $k_{V1}$	

Formulas

(V1RMS) = 
$$\sqrt{\frac{1}{4096}} x \sum_{i=1}^{4096} (WAVEFSV1)^2$$
 [steps]

$$v1_{RMS} = k_{V1} \times (V1RMS) [V]$$

#### Example

V1RMS contains the value 0x3BCC (15308). With  $k_{v1} = 15.365513 \times 10^{-3}$ , this corresponds to an RMS value for V<sub>1</sub> of:

 $v1_{RMS} = 15.365513 \times 10^{-3} \times 0 \times 3BCC = 235.22 [V]$ 

(81)

(82)

(83)

(80)

(84)

(86)

# 2.13.13 IRMS: I<sub>1</sub> or I<sub>2</sub> RMS Current

The value in IRMS represents the RMS value of the current  $I_1$  or  $I_2$  for the last 4096 measurements. The corrected ADC samples in WAVEFSI1 or WAVEFSI2 are used for the calculation. If two current sensors are used,  $I_1$  RMS and  $I_2$  RMS are internally calculated and compared. I2GTI1FG is set according to the result and the larger value is given in IRMS.

(IRMS = IRMS\_HI.IRMS\_LO = 32 bits)

- $I_1 \text{ RMS} \ge I_2 \text{ RMS}$ : I2GTI1FG = 0,  $I_1 \text{ RMS}$  is stored in IRMS
- I<sub>1</sub> RMS < I<sub>2</sub> RMS: I2GTI1FG = 1, I<sub>2</sub> RMS is stored in IRMS

Format	Unsigned integer.fraction	+15.2
Range	0x0.0 to 0x07FFF.C000	0.0 to +32767.75
Resolution	$0.25 \text{ steps} = 0.25 \text{ k}_{\text{lx}}$	

# Formulas

I2GTI1FG = 0:

$$(IRMS) = \sqrt{\frac{1}{4096}} \times \sum_{i=1}^{4096} (WAVEFSI1)^2 \text{ [steps]}$$

$$i1_{RMS} = k_{I1} \times (IRMS) [A]$$

I2GTI1FG = 1:

$$(IRMS) = \sqrt{\frac{1}{4096} x \sum_{i=1}^{4096} (WAVEFSI2)^2} \text{ [steps]}$$
$$i2_{RMS} = k_{12} \times (IRMS) \text{ [A]}$$
(85)

#### Example

IRMS contains the value 0x5A1C4 (23068.25). For  $k_{l1} = 2.21946 \times 10^{-3}$ , this corresponds to an RMS value for  $l_1$  of:

 $I1_{RMS} = 2.21946 \times 10^{-3} \times 0 \times 5A1C4 = 51.2$  [A]

#### ESP430CE1A and ESP430CE1B

# Voltage $V_1$ is in range:

The values of the apparent energy (APPENERGY) and the RMS value of voltage V<sub>1</sub> (V1RMS) are used for the calculation of  $I_{1RMS}$ , without regard to  $I_{2RMS}$ . If two current sensors are in use, the flag I2GTI1FG defines for which current the RMS value is calculated:

- If I2GTI1FG = 0 ( $I_{1RMS}$ ) is stored in (IRMS)
- If I2GTI1FG = 1 ( $I_{2RMS}$ ) is stored in (IRMS)

For a better resolution the 16 bits of the fractional part are stored, too. The (IRMS) value is used for the start current detection. Flags NE0 and NE1 indicate the update of (IRMS).

Format	Unsigned Integer.Fraction	+15.16 in two words
Range	0x0.0 to 0x07FFF.FFFF	0.0 to +32767.99
Resolution	2 <sup>-16</sup> steps	

Formulas  

$$I_{sRMS} = \sqrt{\frac{\sum_{n=0}^{4095} i_{sn}^{2}}{4096}} [A]$$

$$(IRMS) = \frac{(APPENERGY)}{(V1RMS)} [steps] \quad I_{sRMS} = (IRMS) \times K_{is} [A]$$

 $I_{sRMS} = \frac{I_{spp}}{2} \times \sqrt{0.5}$  [A]

For sinusoidal currents

When voltage  $V_1$  is very low or missing

The summed, absolute values of  $I_1$  and  $I_2$  (representing the mean values of  $I_1$  and  $I_2$ ) are used for the calculation of  $I_{1RMS}$  and  $I_{2RMS}$ . If two current sensors are in use, the flag I2GTI1FG is defined by the two summed-up values of ( $I_{1mean}$ ) and ( $I_{2mean}$ ):

- If  $(I_{1mean}) \ge (I_{2mean})$ : I2GTI1FG = 0  $(I_{1mean})$  is used for the calculation
- If  $(I_{1mean}) < (I_{2mean})$ : I2GTI1FG = 1  $(I_{2mean})$  is used for the calculation

The calculation of (IRMS) despite missing  $V_1$  allows the CPU an emergency mode.

# Formulas

$$(\text{IRMS}) = \frac{\pi}{2\sqrt{2}} \times (\text{I1mean}) = \frac{\pi}{2\sqrt{2}} \times \frac{\sum_{n=0}^{4095} |I_{1n}|}{4096} \text{ [steps]} \qquad \text{I2GTI1FG = 0}$$
$$(\text{IRMS}) = \frac{\pi}{2\sqrt{2}} \times (\text{I2mean}) = \frac{\pi}{2\sqrt{2}} \times \frac{\sum_{n=0}^{4095} |I_{2n}|}{4096} \text{ [steps]} \qquad \text{I2GTI1FG = 1}$$
(88)

**NOTE:** The factor  $\pi/(2\sqrt{2})$  (1.11072) converts the mean value of a sine wave to the RMS value.

#### ESP430CE1B

In addition, on the ESP430CE1B, current measurement using the following formula is available (see Table 15).

$$(IRMS_2) = \sqrt{\frac{1}{4096} x \sum_{i=1}^{4096} (WAVEFSI1)^2} [steps]$$

$$i1_{RMS} = k_{I1} \times (IRMS_2)$$
 [A]

(89)

(87)

# 2.13.14 VPEAK: V<sub>1</sub> Peak Voltage

The value in VPEAK is the absolute maximum ADC value for V<sub>1</sub> measured during the last mains period. The existing V<sub>1</sub> peak value is overwritten only if three larger contiguous samples are taken. The offset corrected value in WAVEFSV1 is used for the comparison.

Format	Unsigned integer	+15.0
Range	0x00 to 0x07FFF	0 to +32767
Resolution	1 step = 1 $k_{V1}$	

### Formulas

 $v1_{peak} = k_{v1} \times (VPEAK) [V]$ 

(90)

# 2.13.15 IPEAK: $I_1$ or $I_2$ Peak Current

The value in IPEAK is the absolute maximum ADC value for  $I_1$  or  $I_2$  measured during the last mains period. The peak values are calculated independently for both  $I_1$  and  $I_2$ . The internal peak values are overwritten only if three larger contiguous samples are taken. I2GTI1FG defines which  $I_x$  value is written to IPEAK after the leading-edge zero crossing of  $V_1$ :

- I2GTI1FG = 0: Internal I<sub>1</sub> peak value is written to IPEAK
- I2GTI1FG = 1: Internal I<sub>2</sub> peak value is written to IPEAK

Format	Unsigned integer	+15.0
Range	0x00 to 0x07FFF	0 to +32767
Resolution	1 step = 1 $k_{11}$ (or 1 $k_{12}$ )	

# Formulas

I2GTI1FG = 0:  $i_{peak} = k_{11} \times (IPEAK) [A]$ I2GTI1FG = 1:  $i_{2peak} = k_{12} \times (IPEAK) [A]$ 

# (91)

(92)

# 2.13.16 LINECYCLCNT: Line Cycle Count

The number of mains frequency periods is accumulated in LINECYCLCNT. The counter is updated with the leading-edge zero crossing of  $V_1$  (LINECYCLCNT = LINECYCLCNT\_HI, LINECYCLCNT\_LO = 32-bit value).

Format	Unsigned integer	+32.0
Range	0x00 to 0x0FFFFFFF	0 to 4.295E+9
Resolution	1 mains cycle	

#### Example

LINECYCLCNT contains the value 0xFE4567 indicating 16,663,911 mains cycles occurred since the last overflow. This is equivalent to 92 hours, 34 minutes and 38 seconds for  $f_{mains} = 50$  Hz.

#### 2.13.17 NMBMEAS: ADC Conversion Count

The counter NMBMEAS accumulates the number of measurements since last being cleared by the CPU or ESP430 depending on MB. NMBMEAS increments at the rate given by  $f_{ADC}$ .

- MB = 0: NMBMEAS counts up with each measurement and rolls over after reaching 0xFFFFFFF. Counting restarts at zero.
- MB = 1: When NMBMEAS reaches the value stored in INTRPTLEVL, ILREACHEDFG is set. Counting restarts at zero.

Format Unsigned integer +32.0		+32.0
Range	0x0 to 0x0FFFFFFF	0 to 4.295E+9
Resolution	1 measurement	

# 2.14 ESP430CE1A Calibration

Single-point and dual-point meter calibration are possible using the ESP430. When single point calibration is used, the slope (GAINCORR1 and GAINCORR2) is calibrated. When dual-point calibration is required, the offset (POFFSET1 and POFFSET2) is calculated in addition to the slope.

To determine the slope and offset constants for a given meter, two calibration methodologies are implemented in the ESP430:

- Calibration over a defined number of mains periods (Calibration Mode)
- Calibration using continuous measurements (Measurement Mode)

# 2.14.1 Calibration Over a Defined Number of Mains Periods

This calibration method uses the internal calculations for the products of WAVEFSV1 × WAVEFSI1 and WAVEFSV1 × WAVEFSI2. These numbers are 16 times smaller than the energy values in ACTENERGY1 and ACTENERGY2. The values in ACTENERGY1 and ACTENERGY2 are adapted to the meter constants  $C_{71}$  and  $C_{72}$ . The smaller energy results allow for a longer calibration execution time.

The calibration sequence is given by the following flow:

- Configure CURR\_I2 according to the desired configuration.
- parameter registers are initialized for the load point measured by the CPU.
- The ESP430 is set to Calibration mode by the CPU.
- Calibration begins on the next leading-edge zero crossing of V<sub>1</sub>. After measurement for the number of mains periods defined by CALCYCLCNT, the calculated active energy is stored in ACTENERGY1 and ACTENERGY2.
- The flag CALRDY is set indicating the available measurement results. The same flow is repeated for the second calibration point if required.

### Formulas

Calibration is performed during CALCYCCNT mains periods with the two currents  $I_{1HI}$  and  $I_{1LO}$ . The nominal energy results for the two calibration points are:

$$\begin{split} n_{\text{Hicalc}} &= C_{Z1} \times I_{1\text{HI}} \times V_{1} \times \text{PF} \times \frac{(\text{CALCYCCNT})}{f_{\text{MAINS}}} \times \frac{f_{\text{ADC}}}{2^{16}} \left[\text{steps}^{2}\right] \\ n_{\text{LOcalc}} &= C_{Z1} \times I_{1\text{LO}} \times V_{1} \times \text{PF} \times \frac{(\text{CALCYCCNT})}{f_{\text{MAINS}}} \times \frac{f_{\text{ADC}}}{2^{16}} \left[\text{steps}^{2}\right] \end{split}$$

$$\end{split}$$
(93)



(96)

(98)

The resulting values for the slope and offset are:

Slope:

$$(GAINCORR1) = \frac{n_{Hicalc} - n_{LOcalc}}{n_{Himeas} - n_{LOmeas}} \times 2^{14}$$
(94)

Offset:

$$(\text{POFFSET1}) = \frac{n_{\text{HImeas}} \times n_{\text{LOcalc}} - n_{\text{LOmeas}} \times n_{\text{HIcalc}}}{n_{\text{HImeas}} - n_{\text{LOmeas}}} \times \frac{f_{\text{MAINS}}}{(\text{CALCYCCNT})} \times \frac{2^{16}}{f_{\text{ADC}}}$$
(95)

Where:

 $n_{Hicalc}$  = Calculated energy at the high current calibration point [steps<sup>2</sup>]

 $n_{HImeas}$  = Measured energy at the high current calibration point [steps<sup>2</sup>]

 $n_{LOcalc}$  = Calculated energy at the low current calibration point [steps<sup>2</sup>]

 $n_{LOmeas}$  = Measured energy at the low current calibration point [steps<sup>2</sup>]

The above formulas shown for  $I_1$  are also valid for  $I_2$ . For single point calibration, the "LO" parameters should be set to 0 in the gain correction equation.

#### Example

The  $I_1$  path is calibrated with the following values (meter constants are assumed):

 $V_{1} = 230 V$   $I_{1HI} = 20 A$   $I_{1LO} = 1 A$  PF = 1.0 CALCYCCNT = 20  $f_{ADC} = 4096 Hz$   $f_{mains} = 50 Hz$ 

The nominal measurement results  $n_{\mbox{\tiny HIcalc}}$  and  $n_{\mbox{\tiny LOcalc}}$  are:

$$\begin{split} n_{\text{HIcalc}} &= 29,322.80806 \times 20.0 \times 230 \times 1.0 \times \frac{20}{50} \times \frac{4096}{2^{16}} = \\ &= 3,372,122.927 = 0x0033,7458 \left[\text{steps}^2\right] \\ n_{\text{LOcalc}} &= 29,322.80806 \times 1.0 \times 230 \times 1.0 \times \frac{20}{50} \times \frac{4096}{2^{16}} = \\ &= 168,606.146 = 0x0002,929E \left[\text{steps}^2\right] \end{split}$$

The measurement results for the two calibration points  $I_{1LO}$  and  $I_{1HI}$  are:

 $n_{1Himeas} = 0x32F0A2$  (-1.0% error compared to n1Hicalc = 0x33745B)

 $n_{1LOmea}s = 0x29FCA (+2.0\% \text{ error compared to } n1LOcalc = 0x2929E)$ 

For the above results, the rounded slope written to GAINCORR1 is:

$$(GAINCORR1) = \frac{0x0033,745B - 0x0002,929E}{0x0032,F0A2 - 0x0002,9FCA} \times 2^{14} = = 1.01171 \times 2^{14} = 0x40C0$$
(97)  
The offset written to POFFSET1 is:  
$$(POFFSET1) = \frac{0x32,F0A2 \times 0x2,929E - 0x2,9FCA \times 0x33,745B}{0x32,F0A2 - 0x2,9FCA} \times \frac{50}{20} \times \frac{2^{16}}{4096}$$

0x32, F0A2 - 0x2, 9FCA 2 = - 215, 465 = 0xFFFC, B657

The calculated value in POFFSET1 is the offset for each product WAVEFSV1  $\times$  WAVEFSI1 and ranges from -230 to +230 (-109 to +109).

If the measured calibration points are corrected with the calculated slope and offset:

$$n_{corr} = (n_{meas} \times (GAINCORR1)) \times 2^{-14} + (P1OFFSET) \times \frac{CALCYCCNT}{f_{MAINS}} \times \frac{t_{ADC}}{2^{16}}$$

$$n_{HIcorr} = 0x32, F0A2 \times 0x40C0 \times 2^{-14} + 0xFFFC, B657 \times \frac{20}{50} \times \frac{4096}{2^{16}} =$$

$$= 3,372,137 = 0x0033,7469$$

$$n_{LOcorr} = 0x2,9FCA \times 0x40C0 \times 2^{-14} + 0xFFFC, B657 \times \frac{20}{50} \times \frac{4096}{2^{16}} =$$

$$= 168,607 = 0x2,929F$$
(99)

# 2.14.2 Calibration Using Continuous Measurements

The CPU initializes the ESP430 for normal measurement (Measurement Mode). The energy values written after each mains period to ACTENSPER1 (and ACTENSPER2 if enabled) can be converted by the CPU into a proportional, constant output frequency containing information for the mean value of the measured energy. Timer\_A can be used for the generation of the energy-proportional output frequency.

The calibration sequence is (repeat for two-point calibration):

- Configure CURR\_I2 according to the desired configuration.
- · parameter registers are initialized for the load point measured by the CPU
- The ESP430 is set to Measurement Mode by the CPU
- The first result in ACTENSPER1 (and ACTENSPER2 if enabled) should be ignored, due to the possibility of calculating over a partial mains period. Each subsequent result in ACTENSPER1 (and ACTENSPER2) is used for the calculations for the required number of mains cycles.
- Energy results for the last mains period are available in ACTENSPER1 and ACTENSPER2. This is indicated by ZXLDFG and WFSRDYFG.
- The CPU resets WFSRDYFG and processes the results with the following equations.

#### Formulas

Calibration is performed for a single or multiple mains periods with the two currents  $I_{1HI}$  and  $I_{1LO}$ . The nominal energy results for the two calibration points are:

$$\begin{split} n_{\text{HIcalc}} &= C_{\text{Z1}} \times I_{1\text{HI}} \times V_{1} \times \text{PF} \times \frac{(\text{CALCYCCNT})}{f_{\text{MAINS}}} \times \frac{f_{\text{ADC}}}{4096} \left[\text{steps}^{2}\right] \\ n_{\text{LOcalc}} &= C_{\text{Z1}} \times I_{1\text{LO}} \times V_{1} \times \text{PF} \times \frac{(\text{CALCYCCNT})}{f_{\text{MAINS}}} \times \frac{f_{\text{ADC}}}{4096} \left[\text{steps}^{2}\right] \end{split}$$
(100)

The resulting values for the slope and offset are:

Slope:

$$(GAINCORR1) = \frac{n_{HIcalc} - n_{LOcalc}}{n_{HImeas} - n_{LOmeas}} \times 2^{14}$$
(101)

Offset:

$$(\text{POFFSET1}) = \frac{n_{\text{HImeas}} \times n_{\text{LOcalc}} - n_{\text{LOmeas}} \times n_{\text{HIcalc}}}{n_{\text{HImeas}} - n_{\text{LOmeas}}} \times \frac{f_{\text{MAINS}}}{(\text{CALCYCCNT})} \times \frac{4096}{f_{\text{ADC}}}$$
(102)

# Example

 $I_1$  is calibrated with the following values (meter constants are assumed):

$$\begin{split} V_{1} &= 230 \ V \\ I_{1HI} &= 20 \ A \\ I_{1LO} &= 1 \ A \\ PF &= 1.0 \\ CALCYCCNT &= 1 \\ f_{ADC} &= 2048 \ Hz \\ f_{mains} &= 50 \ Hz \end{split}$$

The nominal measurement results  $n_{\mbox{\scriptsize HIcalc}}$  and  $n_{\mbox{\scriptsize LOcalc}}$  are:

$$\begin{split} n_{\text{Hicalc}} &= 29,322.80806 \times 20.0 \times 230 \times 1.0 \times \frac{1}{50} \times \frac{2048}{4096} = \\ &= 1,348,849.171 = 0x14,94\text{F1} \left[ \text{steps}^2 \right] \\ n_{\text{LOcalc}} &= 29,322.80806 \times 1.0 \times 230 \times 1.0 \times \frac{1}{50} \times \frac{2048}{4096} = \\ &= 67,442.458 = 0x1,0772 \end{split}$$
(103)  
The measurement results for the two calibration points I<sub>1LO</sub> and I<sub>1HI</sub> are:  
 n<sub>1HImeas</sub> = 0x146040 (-1.0% error compared to n<sub>1HIcalc</sub> = 0x1494\text{F1}) \\ n\_{1\text{LOmeas}} &= 0x10\text{CB7} (+2.0\% \text{ error compared to n\_{1\text{LOcalc}}} = 0x10772) \end{split}

With the above results the rounded slope in GAINCORR1 is:

$$(GAINCORR1) = \frac{0x14,94F1 - 0x1,0772}{0x14,6040 - 0x1,0CB7} \times 2^{14} =$$
  
= 1.01171 × 2<sup>14</sup> = 0x40C0 (104)

The offset in P1OFFSET1 is:

$$(POFFSET1) = \frac{0x14,6040 \times 0x1,0772 - 0x1,0CB7 \times 0x14,94F1}{0x14,6040 - 0x2,9FCA} \times \frac{50}{1} \times \frac{4096}{2048} = = -215,489 = 0xFFFC,B63F$$
(105)

If the measured calibration points are corrected with the calculated slope and offset:

$$n_{corr} = (n_{meas} \times (GAINCORR1)) \times 2^{-14} + (P1OFFSET) \times \frac{CALCYCCNT}{f_{MAINS}} \times \frac{f_{ADC}}{4096}$$

$$n_{Hlcorr} = 0x14,6040 \times 0x40C0 \times 2^{-14} + 0xFFFC, B63F \times \frac{1}{50} \times \frac{2048}{4096} =$$

$$= 1,348,890 = 0x0014,951A$$

$$n_{LOcorr} = 0x1,0CB7 \times 0x40C0 \times 2^{-14} + 0xFFFC, B63F \times \frac{1}{50} \times \frac{2048}{4096} =$$

$$= 67,441 = 0x1,0771$$
(106)

The resulting error for both corrections is  $+3.1 \times 10^{-5}$  or 31 ppm.

When compared to calibration over a defined number of mains periods, the larger resulting error for calibration using continuous measurements is due to the smaller return register results caused by measurement over only one mains period. Using additional cycles minimizes this error.

# 3 ESP430CE1, ESP430CE1A, and ESP430CE1B Registers

Table 13, Table 14, and Table 15 list the ESP430 registers.

### **Table 13. Control Registers**

Register	Acronym	Register Type	Address	Initial State After PUC
ESP430CE1 Control	ESPCTL	Read/write	0150h	0x00
Mailbox Control	MBCTL	Read/write	0152h	0x00
Incoming Mailbox 0	MBIN0	Read	0154h	0x00
Incoming Mailbox 1	MBIN1	Read	0156h	0x00
Outgoing Mailbox 0	MBOUT0	Write	0158h	0x00
Outgoing Mailbox 1	MBOUT1	Write	015Ah	0x00

# Table 14. Parameter Registers<sup>(1)</sup>

Register	Acronym	Register Type	Address	Initial State After PUC
ESP430 Control 0	ESP430_CTRL0	Read/write	N/A	0x00
Event Message Enable	EVENT	Read/write	N/A	0x00
I <sub>1</sub> Phase Correction	PHASECORR1	Read/write	N/A	0x00
I <sub>2</sub> Phase Correction <sup>(2)</sup>	PHASECORR2	Read/write	N/A	0x00
V <sub>1</sub> Offset Correction	V10FFSET	Read/write	N/A	0x00
I <sub>1</sub> Offset Correction	I1OFFSET	Read/write	N/A	0x00
I <sub>2</sub> Offset Correction <sup>(2)</sup>	I2OFFSET	Read/write	N/A	0x00
I₁ Adaptation Factor	ADAPTI1	Read/write	N/A	0x00
I <sub>2</sub> Adaptation Factor <sup>(2)</sup>	ADAPTI2	Read/write	N/A	0x00
V <sub>1</sub> x I <sub>1</sub> Gain Correction	GAINCORR1	Read/write	N/A	0x00
V <sub>1</sub> x I <sub>1</sub> Offset Correction LSW	POFFSET1_LO	Read/write	N/A	0x00
V <sub>1</sub> x I <sub>1</sub> Offset Correction MSW	POFFSET1_HI	Read/write	N/A	0x00
$V_1 \ge I_2$ Gain Correction <sup>(2)</sup>	GAINCORR2	Read/write	N/A	0x00
V <sub>1</sub> x I <sub>2</sub> Offset Correction LSW <sup>(2)</sup>	POFFSET2_LO	Read/write	N/A	0x00
V <sub>1</sub> x I <sub>2</sub> Offset Correction MSW <sup>(2)</sup>	POFFSET2_HI	Read/write	N/A	0x00
Energy Overflow LSW	INTRPTLEVL_LO	Read/write	N/A	0x00
Energy Overflow MSW	INTRPTLEVL_HI	Read/write	N/A	0x00
Calibration Cycle Count	CALCYCLCNT	Read/write	N/A	0x00
I1, I2 Meter Threshold LSW	STARTCURR_FRAC	Read/write	N/A	0x00
I1, I2 Meter Threshold MSW	STARTCURR_INT	Read/write	N/A	0x00
Mains Nominal Frequency	NOMFREQ	Read/write	N/A	0x00
V <sub>1</sub> Drop Cycle Counter	VDROPCYCLS	Read/write	N/A	0x00
I <sub>1</sub> :I <sub>2</sub> Tamper Ratio <sup>(2)</sup>	RATIOTAMP	Read/write	N/A	0x00
I <sub>1</sub> I <sub>2</sub> Tamper Level <sup>(2)</sup>	ITAMP	Read/write	N/A	0x00
V <sub>1</sub> Drop Level Threshold	VDROPLEVEL	Read/write	N/A	0x00
V <sub>1</sub> Peak Level Threshold	VPEAKLEVEL	Read/write	N/A	0x00
I <sub>1</sub> , I <sub>2</sub> Peak Level Threshold	IPEAKLEVEL	Read/write	N/A	0x00
DC Removal Period Count	DCREMPER	Read/write	N/A	0x00
	DELTAV1MAX <sup>(2)</sup>	Read/write	N/A	0x00
	CORRCOMP <sup>(2)</sup>	Read/write	N/A	0x00
	FADCU <sup>(2)</sup>	Read/write	N/A	0x00

<sup>(1)</sup> All parameter registers are accessed using the mailbox registers and are not mapped within the memory space of the CPU.

<sup>(2)</sup> Present only in devices with the ESP430CE1A and ESP430CE1B.

#### ESP430CE1, ESP430CE1A, and ESP430CE1B Registers

# Table 15. Return Registers

Register	Acronym	Register Type	Address	Initial State After PUC
ESP430 Status 0	ESP430_STAT0	Read	01C0h	0x00
ESP430 Status 1 <sup>(1)</sup>	ESP430_STAT1	Read	01C2h	0x00
V <sub>1</sub> Waveform Sample	WAVEFSV1	Read	01C4h	0x00
I1 Waveform Sample	WAVEFSI1	Read	01CAh	0x00
I <sub>2</sub> Waveform Sample <sup>(2)</sup>	WAVEFSI2	Read	01CCh	0x00
I <sub>1</sub> Active Energy LSW	ACTENERGY1_LO	Read	01D0h	0x00
I <sub>1</sub> Active Energy MSW	ACTENERGY1_HI	Read	01D2h	0x00
I <sub>2</sub> Active Energy LSW <sup>(2)</sup>	ACTENERGY2_LO	Read	01D4h	0x00
I <sub>2</sub> Active Energy MSW <sup>(2)</sup>	ACTENERGY2_HI	Read	01D6h	0x00
Reactive Energy LSW	REACTENERGY_LO	Read	01D8h	0x00
Reactive Energy MSW	REACTENERGY_HI	Read	01DAh	0x00
Apparent Energy LSW	APPENERGY_LO	Read	01DCh	0x00
Apparent Energy MSW	APPENERGY_HI	Read	01DEh	0x00
I <sub>1</sub> Active Energy Per Cycle LSW	ACTENPER1_LO	Read	01E0h	0x00
I <sub>1</sub> Active Energy Per Cycle MSW	ACTENPER1_HI	Read	01E2h	0x00
I <sub>2</sub> Active Energy Per Cycle LSW <sup>(2)</sup>	ACTENPER2_LO	Read	01E4h	0x00
I <sub>2</sub> Active Energy Per Cycle MSW <sup>(2)</sup>	ACTENPER2_HI	Read	01E6h	0x00
I <sub>1</sub> RMS_2 LSW Result <sup>(3)</sup>	IRMS_2_LO	Read	01E4h	0x00
I <sub>1</sub> RMS_2 MSW Result <sup>(3)</sup>	IRMS_2_HI	Read	01E6h	0x00
Power Factor	POWERFCT	Read	01E8h	0x00
Capacitive and Inductive Cycle Counter	CAPIND	Read	01EAh	0x00
Mains Line Cycle Period	MAINSPERIOD	Read	01ECh	0x00
V <sub>1</sub> RMS Result	V1RMS	Read	01EEh	0x00
I <sub>x</sub> RMS LSW Result	IRMS_LO	Read	01F0h	0x00
I <sub>x</sub> RMS MSW Result	IRMS_HI	Read	01F2h	0x00
V <sub>1</sub> Peak Result	VPEAK	Read	01F4h	0x00
I <sub>x</sub> Peak Result	IPEAK	Read	01F6h	0x00
Line Cycle Counter LSW Result	LINECYCLCNT_LO	Read	01F8h	0x00
Line Cycle Counter MSW Result	LINECYCLCNT_HI	Read	01FAh	0x00
Measurement Counter LSW Result	NMBMEAS_LO	Read	01FCh	0x00
Measurement Counter MSW Result	NMBMEAS_HI	Read	01FEh	0x00

(1) Present only in devices with the ESP430CE1A and ESP430CE1B

<sup>(2)</sup> Not present in the ESP430CE1B

<sup>(3)</sup> Present in the ESP430CE1B only

#### ESPCTL, ESP430 Control Register 3.1

Figure 7. ESPCTL Register							
15	14	13	12	11	10	9	8
ESPLOOP	Reserved						
rw-0	r-0	r-0	r-0	r-0	r-0	r-0	rw-0
7	6	5	4	3	2	1	0
Reserved ESPISW Reserved ESPSUSP ESPE				ESPEN			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

# Table 16. ESPCTL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	ESPLOOP	RW	0	Loop-back enable. Allows writing to the normally "read-only" return registers when $EN = 0$ .
				0 = Loop mode disabled
				1 = Loop mode enabled
14-9	Reserved	R	0	Reserved
8-4	Reserved	RW	0	Reserved
3	ESPISW	RW	0	Interrupt switch enable. This bit controls the routing of shared module interrupts (SD16 and hardware multiplier) when ESPSUSP = 1. Modifying ESPISW clears the interrupt enable bits of each shared module.
				0 = Interrupts routed to the ESP430 and serviced when ESPSUSP = 0
				1 = Interrupts routed to the CPU
2	Reserved	RW	0	Reserved
1	ESPSUSP	RW	0	ESP430 module suspend
				0 = ESP430 active
				1 = ESP430 activity halted
0	ESPEN	RW	0	ESP430 module enable
				0 = ESP430 disabled
				1 = ESP430 enabled

# 3.2 MBCTL, Mailbox Control Register

			Figure o.	MIDCIL Regis	lei		
15	14	13	12	11	10	9	8
	Rese	rved		OUT1IE	OUT0IE	OUT1IFG	OUT0IFG
rO	rO	rO	rO	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
CLR10FF	CLR0OFF	IN1IE	INOIE	OUT1FG	OUT0FG	IN1IFG	IN0IFG
rw–0	rw–0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

# Figure 8. MBCTL Register

# Table 17. MBCTL Register Field Descriptions

Bit	Field	Туре	Reset	Description			
15-12	Reserved	R	0	Reserved			
11	OUT1IE	RW	0	Outgoing Mailbox 1 interrupt enable 0 = Interrupt disabled 1 = Interrupt enabled			
10	OUT0IE	RW	0	Outgoing Mailbox 0 interrupt enable 0 = Interrupt disabled 1 = Interrupt enabled			
9	OUT1IFG	RW	0	Outgoing Mailbox 1 interrupt flag. This bit is set when OUT1FG is cleared indicating the message in MBOUT1 has been processed by the ESP430. OUT1IFG is cleared when a message is written to MBOUT1 or by software. 0 = No interrupt pending 1 = Interrupt pending			
8	OUT0IFG	RW	0	<ul> <li>1 = Interrupt pending</li> <li>Outgoing Mailbox 0 interrupt flag. This bit is set when OUT0FG is cleare indicating the message in MBOUT0 has been processed by the ESP430 OUT0IFG is cleared when a message is written to MBOUT0 or by software.</li> <li>0 = No interrupt pending</li> <li>1 = Interrupt pending</li> </ul>			
7	CLR10FF	RW	0	Incoming Mailbox 1 interrupt flag auto-clear disable. 0 = IN1IFG is automatically cleared when MBIN1 is read by the CPU 1 = IN1IFG must be cleared in software by the CPU			
6	CLR0OFF	RW	0	Incoming Mailbox 0 interrupt flag auto-clear disable. 0 = IN0IFG is automatically cleared when MBIN0 is read by the CPU 1 = IN0IFG must be cleared in software by the CPU			
5	IN1IE	RW	0	Incoming Mailbox 1 interrupt enable 0 = Interrupt disabled 1 = Interrupt enabled			
4	INOIE	RW	0	Incoming Mailbox 0 interrupt enable 0 = Interrupt disabled 1 = Interrupt enabled			
3	OUT1FG	RW	0	Outgoing Mailbox 1 flag. This bit is set when a message is written to MBOUT1 and is cleared after it has been processed by the ESP430.			
2	IN1IFG	RW	0	Outgoing Mailbox 0 flag. This bit is set when a message is written to MBOUT0 and is cleared after it has been processed by the ESP430.			
1	IN1IFG	RW	0	Incoming Mailbox 1 interrupt flag. This bit is set when a new message is available in MBIN1. 0 = No interrupt pending 1 = Interrupt pending			
0	IN0IFG	RW	0	Incoming Mailbox 0 interrupt flag. This bit is set when a new message is available in MBIN0. 0 = No interrupt pending 1 = Interrupt pending			

# 3.3 MBIN0, Incoming Command Mailbox Register

			Figure 9.	<b>MBIN0</b> Regis	ter		
15	14	13	12	11	10	9	8
	Incoming Command						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
	Incoming Command						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

# 3.4 MBIN1, Incoming Data Mailbox Register

			Figure 10.	MBIN1 Regis	ster		
15	14	13	12	11	10	9	8
	Incoming Data						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
			Incomi	ng Data			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

# 3.5 MBOUT0, Outgoing Command Mailbox Register

# Figure 11. MBOUT0 Register

			0					
15	14	13	12	11	10	9	8	
Outgoing Command								
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	
7	6	5	4	3	2	1	0	
			Outgoing	Command				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	

# 3.6 MBOUT1, Outgoing Data Mailbox Register

#### Figure 12. MBOUT1 Register

15	14	13	12	11	10	9	8		
	Outgoing Data								
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0		
7	6	5	4	3	2	1	0		
			Outgoi	ng Data					
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0		

ESP430CE1, ESP430CE1A, and ESP430CE1B Registers

# 3.7 ESP430\_CTRL0, ESP430 Control Parameter Register

			gaio ioi Eoi		togiotoi		
15	14	13	12	11	10	9	8
			I2CMRR	V1FILTER			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
DCREM_I2	DCREM_I1	DCREM_V1	NE1	NE0	MB	CURR_I1	CURR_I2
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

#### Figure 13. ESP430 CTRL0 Register

# Table 18. ESP430\_CTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description			
15-10	Reserved	RW	0	Reserved			
9	I2CMRR	RW	0	Switches the common-mode rejection function for current I <sub>2</sub> . 0 = Disabled 1 = Enabled Present only in the ESP430CE1A. Reserved in other devices.			
8	V1FILTER	RW	0	Switches the spike filter function for voltage V <sub>1</sub> 0 = Disabled 1 = Enabled Present only in the ESP430CE1A and ESP430CE1B.			
7	DCREM_I2	RW	0	$I_2 \text{ DC removal algorithm enable}$ $0 = \text{Disabled}$ $1 = \text{Enabled}$ Not present in the ESP430CE1B.			
6	DCREM_I1	RW	0	I <sub>1</sub> DC removal algorithm enable 0 = Disabled 1 = Enabled			
5	DCREM_V1	RW	0	V <sub>1</sub> DC removal algorithm enable 0 = Disabled 1 = Enabled			
4-3		RW	0	Negative active energy control select 00 = Negative active energy is set to zero 01 = Absolute active energy is used by ESP430 10 = Negative active energy is used by ESP430 11 = Reserved			
2	MB	RW	0	Energy threshold select 0 = INTRPTLEVL = energy level 1 = INTRPTLEVL = measurement count			
1	CURR_I1	RW	0	$I_1$ current channel sensor select $0 = I_1$ active 1 = Reserved			
0	CURR_I2	RW	0	$I_2$ current channel enable $0 = I_2$ disabled $1 = I_2$ active Not present in the ESP430CE1B.			

# 3.8 EVENT, ESP430 Event Message Enable Parameter Register

	Figure 14. EVENT Register							
15	14	13	12	11	10	9	8	
ACTIVEME	Rese	erved	I2PEAKME	<b>I1PEAKME</b>	VPEAKME	VDROPME	NEGENME	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	
7	6	5	4	3	2	1	0	
TAMPME	CALRDYME	ZXTRME	ZXLDME	ENRDYME	ILREACHEDM E	I2GTI1ME	WFSRDYME	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw–0	

### Figure 14. EVENT Register

# **Table 19. EVENT Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15	ACTIVEME	RW	0	ACTIVEFG message enable 0 = Disabled 1 = Enabled
14-13	Reserved	RW	0	Reserved
12	2PEAKME	RW	0	I2PEAKFG message enable 0 = Disabled 1 = Enabled Not present in the ESP430CE1B.
11	I1PEAKME	RW	0	I1PEAKFG message enable 0 = Disabled 1 = Enabled
10	VPEAKME	RW	0	VPEAKFG message enable 0 = Disabled 1 = Enabled
9	VDROPME	RW	0	VDROPFG message enable 0 = Disabled 1 = Enabled
8	NEGENME	RW	0	NEGENFG message enable 0 = Disabled 1 = Enabled
7	ТАМРМЕ	RW	0	TAMPFG message enable 0 = Disabled 1 = Enabled Not present in the ESP430CE1B.
6	CALRDYME	RW	0	CALRDYFG message enable 0 = Disabled 1 = Enabled
5	ZXTRME	RW	0	ZXTRFG message enable 0 = Disabled 1 = Enabled
4	ZXLDME	RW	0	ZXLDFG message enable 0 = Disabled 1 = Enabled
3	ENRDYME	RW	0	ENRDYFG message enable 0 = Disabled 1 = Enabled
2	ILREACHEDME	RW	0	ILREACHEDFG message enable 0 = Disabled 1 = Enabled

Bit	Field	Туре	Reset	Description
1	I2GTI1ME	RW	0	I2GTI1FG message enable 0 = Disabled 1 = Enabled Not present in the ESP430CE1B.
0	WFSRDYME	RW	0	WFSRDYFG message enable 0 = Disabled 1 = Enabled

# Table 19. EVENT Register Field Descriptions (continued)

# NOTE: Remaining Parameter Registers

See Section 2.8 for descriptions of the rest of the parameter registers. These registers represent 8-bit or 16-bit values and do not contain individual bit definitions.

# 3.9 ESP430\_STAT0, ESP430 Status Return Register 0

15	14	13	12	11	10	9	8
ACTIVEFG	Rese	erved	I2PEAKFG	<b>I1PEAKFG</b>	VPEAKFG	VDROPFG	NEGENFG
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
TAMPFG	CALRDYFG	ZXTRFG	ZXLDFG	ENRDYFG	ILREACHEDFG	I2GTI1FG	WFSRDYFG
r−0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

# Figure 15. ESP430\_STAT0 Register

# Table 20. ESP430\_STAT0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	ACTIVEFG	R	0	ESP430 status flag 0 ESP430 is in IDLE mode 1 ESP430 is in ACTIVE mode
14-13	Reserved	R	0	Reserved
12	I2PEAKFG	R	0	<ul> <li>I<sub>2</sub> over-current flag. I2PEAKFG is set when the peak I<sub>2</sub> current measured exceeds IPEAKLEVEL for three or more consecutive samples.</li> <li>0 = Line normal</li> <li>1 = Line overcurrent detected</li> <li>Not present in the ESP430CE1B.</li> </ul>
11	I1PEAKFG	R	0	<ul> <li>I<sub>1</sub> over-current flag. I1PEAKFG is set when the peak I<sub>1</sub> current measured exceeds IPEAKLEVEL for three or more consecutive samples.</li> <li>0 = Line normal</li> <li>1 = Line over-current detected</li> </ul>
10	VPEAKFG	R	0	$V_1$ over-voltage flag. VPEAKFG is set when the peak $V_1$ voltage measured exceeds VPEAKLEVEL for three or more consecutive samples. 0 = Line normal 1 = Line over-voltage detected
9	VDROPFG	R	0	$V_1$ under-voltage flag. VDROPFG is set when the peak $V_1$ voltage measured is less than VDROPLEVEL for the number of consecutive mains cycles defined by VDROPCYCLS. VDROPFG is also set if V1RMS is less than 0.088 x VDROPLEVEL to insure notification if $V_1$ = 0 and no zero crossings occur. Maximum response time is 2 seconds. 0 = Line normal 1 = Line under-voltage detected
8	NEGENFG	R	0	<ul> <li>Negative energy flag. Negative energy sum calculated over the last 4096 samples.</li> <li>0 = Event message sent if NEGENME = 1 or CLR_EVENT command issued by CPU</li> <li>1 = Negative energy detected</li> </ul>
7	TAMPFG	R	0	Tampered meter flag. Tamper detection is monitored at a frequency of $f_{ADC}/4096$ (for example, 1 Hz for $f_{ADC} = 4096$ Hz).0 = Normal operation1 = Potential tamper condition detected Not present in the ESP430CE1B.
6	CALRDYFG	R	0	Calibration ready flag. 0 = Event message sent if CALRDYME = 1, CLR_EVENT command issued by CPU or ESP430 set into Idle mode. 1 = Calibration cycle complete, new values ready in ACTENERGYx.
5	ZXTRFG	R	0	<ul> <li>V<sub>1</sub> zero crossing, trailing-edge flag (negative-going zero crossing).</li> <li>0 = Leading-edge zero crossing occurred</li> <li>1 = Trailing edge zero crossing occurred</li> </ul>
4	ZXLDFG	R	0	<ul> <li>V<sub>1</sub> zero crossing, leading-edge flag (positive-going zero crossing).</li> <li>0 = Trailing-edge zero crossing occurred</li> <li>1 = Leading-edge zero crossing occurred</li> </ul>

Bit	Field	Туре	Reset	Description
3	ENRDYFG	R	0	Energy ready flag. Indicates update of V1RMS, IRMS, ACTENERGYx, REACTENERGY, APPENERGY, POWERFCT and CAPIND registers. 0 = Event message sent if ENRDYME = 1 or CLR_EVENT command issued by CPU 1 = Updated results available
2	ILREACHEDFG	R	0	Interrupt energy level reached flag. 0 = Event message sent if ILREACHEDME = 1 or CLR_EVENT command issued by CPU 1 = Interrupt level reached as defined by MB and INTRPTLEVL
1	I2GTI1FG	R	0	$I_2$ greater than $I_1$ flag. $0 = I_1 \text{ RMS} > I_2 \text{ RMS}$ during last 4096 measurements $1 = I_2 \text{ RMS} > I_1 \text{ RMS}$ during last 4096 measurements Not present in the ESP430CE1B.
0	WFSRDYFG	R	0	Waveform samples ready flag. Indicates update of WAVEFSV1 and WAVEFSIx registers. Values are offset-corrected and updated at $f_{ADC}$ . 0 = Event message sent if WFSRDYME = 1 or CLR_EVENT command issued by CPU 1 = Updated results available

# Table 20. ESP430\_STAT0 Register Field Descriptions (continued)

#### NOTE: Remaining Return Registers

See Section 2.13 for descriptions of the remaining return registers. These registers represent 8-bit or 16-bit values and do not contain individual bit definitions.

#### ESP430CE1, ESP430CE1A, and ESP430CE1B Registers

# 3.10 ESP430\_STAT1, ESP430 Status Return Register 1

This register is present only in devices with ESP430CE1A and ESP430CE1B.

# Figure 16. ESP430\_STAT1 Register

		-			tegietei		
15	14	13	12	11	10	9	8
	Reserved		I2PEAKNEGFG	I1PEAKNEGFG	V1PEAKNEGF G	Res	erved
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
		Reserved			ILNEGFG	Rese	erved
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

# Table 21. ESP430\_STAT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-13	Reserved	R	0	Reserved
12	I2PEAKNEGFG	R	0	Indicates the sign of the measured $I_2$ peak. The bit is not reset by sending an event message or with the command CLR_EVENT. $0 = Last I_2$ peak was positive $1 = Last I_2$ peak was negative Not present in the ESP430CE1B.
11	I1PEAKNEGFG	R	0	Indicates the sign of the measured I <sub>1</sub> peak. The bit is not reset by sending an event message or with the command CLR_EVENT. 0 = Last I <sub>1</sub> peak was positive 1 = Last I <sub>1</sub> peak was negative
10	V1PEAKNEGFG	R	0	Indicates the sign of the measured V <sub>1</sub> peak. The bit is not reset by sending an event message or with the command CLR_EVENT. $0 = \text{Last V}_1$ peak was positive $1 = \text{Last V}_1$ peak was negative
9-3	Reserved	R	0	Reserved
2	ILNEGFG	R	0	Indicates the sign of the energy of the reached Interrupt Level. Set if the energy of the reached interrupt level is negative. Reset if the energy of the reached interrupt level is positive. It is not reset by sending an event message or with the command CLR_EVENT. 0 = Energy is positive
				1 = Energy is negative
1-0	Reserved	R	0	Reserved



Revision History

www.ti.com

Page

# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes	f	A	5	2000	4.0	<b>O</b> atakar	40	204	0
Changes	trom	August	э,	2008	το	Octoper	18,	201	ö

<ul> <li>Formatting and editorial changes throughout document, including changes to section numbering</li> </ul>	
	1

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated