Functional Safety Information

TPS763-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	
- 10 10101 11000 J	•••

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com


1 Overview

This document contains information for the TPS763-Q1 (SOT-23 (5) package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

TPS76301-Q1



TPS76316/18/25/30/33/50-Q1




Figure 1-1. Functional Block Diagram (Legacy Chip)

www.ti.com Overview




Figure 1-2. Functional Block Diagram (New Chip, Fixed)




Figure 1-3. Functional Block Diagram (New Chip, Adjustable)

The TPS763-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the TPS763-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	8
Die FIT rate	6
Package FIT rate	2

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- Power dissipation: 150mW
- Climate type: World-wide table 8 or figure 13
- Package factor (lambda 3): From table 17b or figure 15
- Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TPS763-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
No OUTPUT (Output low)	50
OUTPUT High (Following Input)	10
OUTPUT not in specification	35
Short circuit any two pins	5



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS763-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the TPS763-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TPS763-Q1 datasheet.




Figure 4-1. Pin Diagram

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
IN	1	Power is not supplied to the device resulting in no output voltage.	В
GND	2	There is no effect on the device. The device operates as normal.	D
EN	3	The device is disabled resulting in no output voltage.	В
NC/FB	4	NC: There is no effect on the device. The device operates as normal. FB: The device is in dropout.	D B
OUT	5	The device is not operational when the output is pulled to GND. The current limit is triggered and the device can repeatedly enter and exit thermal shutdown depending on the magnitude of power dissipation.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
IN	1	Power is not supplied to the device resulting in no output voltage.	В
GND	2	A floating GND pin can result in incorrect voltage regulation or no output voltage.	В
EN	3	This is an undefined operation that can either enable or disable the device.	В

www.ti.com Revision History

Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

	Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
	NC/FB		NC: There is no effect on the device. The device operates as normal. FB: The state of the device is unknown. If the device is on, the output voltage is indeterminate.	D B
Ī	OUT	5	The load is disconnected but the device maintains regulation.	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
IN	1	GND	Power is not supplied to the device resulting in no output voltage.	В
GND	2	EN	The device is disabled.	В
EN	3	NC/FB	NC: There is no effect on the device. The device operates as normal. FB: If the enable voltage is greater than $V_{FB(ABS.\ MAX)}$, the device can become damaged. If the enable voltage is greater than or equal to $V_{EN(HIGH)}$, but less than or equal to $V_{FB(ABS.\ MAX)}$, there is no output voltage. If the enable voltage is less than $V_{EN(HIGH)}$, the device potentially disables resulting in no output voltage.	D A
NC/FB	4	OUT	NC: There is no effect on the device. The device operates as normal. FB: The device is in a unity gain configuration.	D B

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
IN	1	There is no effect on the device. The device operates as normal.	D
GND	2	Power is not supplied to the device resulting in no output voltage.	В
EN	3	The device is enabled.	В
NC/FB	4	NC: There is no effect on the device. The device operates as normal. FB: If the supply voltage is greater than $V_{FB(ABS.\;MAX)}$, the device can become damaged. If the supply voltage is greater than or equal to $V_{IN(MIN)}$, but less than or equal to $V_{FB(ABS.\;MAX)}$, there is no output voltage. If the supply voltage is below $V_{IN(MIN)}$, the device potentially disables resulting in no output voltage.	D A
OUT	5	If the supply voltage is greater than 7V, the device can be damaged. If the supply voltage is greater than the nominal output voltage, then regulation is not possible.	А

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025