# Functional Safety Information

# LM65640, LM65660, and LM65680 Functional Safety FIT Rate, FMD and Pin FMA



#### **Table of Contents**

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	

#### **Trademarks**

All trademarks are the property of their respective owners.

Overview www.ti.com

#### 1 Overview

This document contains information for the LM65640, LM65660, and LM65680 (WQFN-FCRLF, 26-pin package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

LM65640, LM65660, and LM65680 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



## 2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for LM65640, LM65660, and LM65680 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)		
FIT IEC IX 02300 / ISO 20202	LM65680	LM65660	LM65640
Total component FIT rate	27	20	17
Die FIT rate	12	6	4
Package FIT rate	15	14	13

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- · Mission profile: Motor control from table 11 or figure 16
- Power dissipation for LM65680: 2800mW
- Power dissipation for LM65660: 1500mW
- Power dissipation for LM65640: 700mW
- Climate type: World-wide table 8 or figure 13
- Package factor (lambda 3): Table 17b or figure 15
- · Substrate material: FR4
- · EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS ASICs analog and mixed HV > 50V supply	25 FIT	55°C

The reference FIT rate and reference virtual  $T_J$  (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



#### 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for LM65640, LM65660, and LM65680 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)
No output voltage	50
Output voltage not in specification – voltage or timing	40
Power FET stuck on	5
PG false trip, fails to trip	5

The FMD in the *Die Failure Modes and Distribution* table excludes short-circuit faults across the isolation barrier. Faults for short circuits across the isolation barrier can be excluded according to IEC 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a safety-separated extra low voltage (SELV) or protective extra low voltage (PELV) power supply is used, pollution degree 2 / OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



### 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the LM65640, LM65660, and LM65680. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

**Table 4-1. TI Classification of Failure Effects** 

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the LM65640, LM65660, and LM65680 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the LM656X0 datasheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• The application circuit is configured according to the LM656X0 datasheet.



#### Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No	Description of Potential Failure Effects	Failure Effect Class	
	1			
	11			
NC	13	The device operates as normal.	D	
NC	15	device operates as normal.		
	20			
	22			
PG	2	There is a loss of <i>Power Good</i> functionality.	В	
COMP	3	When there is internal compensation, the device operates as normal.	D	
COIVIE	3	When there is external compensation, there is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
		When V <sub>OUT</sub> is fixed at 3.3V, the FB pin is shorted to ground by default. The device operates as normal.	D	
FB	4	When $V_{OUT}$ is fixed at 5V, the VCC pin shorts to ground. There is a loss of regulation. $V_{OUT} = 0V$ .	В	
		When $V_{OUT}$ is adjustable, there is a loss of regulation. $V_{OUT} = V_{IN}$ .	В	
SS	5	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
SGND	6	The device operates as normal.	D	
CNFG/SYNCOUT	7	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
	8	In AUTO mode, the device operates as normal.	D	
MODE/SYNC		In FPWM mode, there is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
WODE/OTIVO		In external SYNC, there is a loss of synchronization. The performance of the device degrades. The device operates in AUTO mode.	С	
	9	When the frequency is fixed at 400kHz, there is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
RT		When the frequency is fixed at 2.2MHz, the device operates as normal.	D	
IXI		When the frequency is adjustable, the performance of the device degrades. The device switches at 2.2MHz.	С	
EN/UVLO	10	The device disables. V <sub>OUT</sub> = 0V.	D	
DCND4 DCND2	12	The device energical as narmal	D	
PGND1, PGND2	23	The device operates as normal.		
VINIA VINIO	14	V - 0V		
VIN1, VIN2	21	$V_{OUT} = 0V.$	В	
	16			
SW1, SW2, SW3	17	The device is damaged.	Α	
	18			
BST	19	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
VCC	24	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
DRSS/MCOMM	25	The DRSS pin is disabled. Slew rate control is disabled. The performance of EMI degrades.	С	
DIAC	S 26	When the BIAS pin is tied to $V_{OUT}$ , there is a loss of regulation. $V_{OUT} = 0V$ .	В	
BIAS		When the BIAS pin is tied to ground, the device operates as normal.	D	



#### Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No	Description of Potential Failure Effects	Failure Effect Class	
	1			
	11			
NC	13	ha davias anaratas as narmal		
NC	15	ne device operates as normal.		
	20			
	22			
PG	2	There is a loss of <i>Power Good</i> functionality.	В	
COMP	3	When there is internal compensation, the device operates as normal.	D	
COIVIF	3	When there is external compensation, the performance of the device degrades.	С	
FB	4	When V <sub>OUT</sub> is fixed, there is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
ГБ	4	When $V_{OUT}$ is adjustable, there is a loss of regulation. $V_{OUT} = V_{IN}$ .	В	
SS	5	The device operates as normal.	D	
SGND	6	The performance of the device degrades.	С	
CNFG/SYNCOUT	7	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
		In AUTO mode, the device operates as normal.	D	
MODE/SYNC	8	In FPWM mode, the AUTO operation occurs in the next cycle. The performance of the device degrades.	С	
		In external SYNC, there is a loss of synchronization. The device operates in AUTO mode. The performance of the device degrades.	С	
	9	When the frequency is fixed at 400kHz, the performance of the device degrades. The device operates at 2.2MHz.	С	
RT		When the frequency is fixed at 2.2MHz, the device operates as normal.	D	
		When the frequency is adjustable, the performance of the device degrades. The device operates at 2.2MHz.	С	
EN/UVLO	10	The device disables. V <sub>OUT</sub> = 0V.	В	
DOND4 DOND3	12	The degradation is neglectioned depends on the conditions of the application		
PGND1, PGND2	23	The degradation in performance depends on the conditions of the application.	С	
\/INI4_\/INI2	14	The degradation is neglegoness depends on the conditions of the application	С	
VIN1, VIN2	21	The degradation in performance depends on the conditions of the application.		
	16			
SW1, SW2, SW3	17	The degradation in performance depends on the conditions of the application.	С	
	18			
BST	19	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
VCC	24	The LDO operation is unstable. There is a loss of regulation.	В	
DRSS/MCOMM	25	The DRSS pin is enabled. The slew rate control is enabled. The device operates as normal.	D	
DIAC	26	When V <sub>OUT</sub> is fixed, there is a loss of regulation. V <sub>OUT</sub> = 0V.	В	
BIAS		When V <sub>OUT</sub> is adjustable, the performance of the device degrades. The I <sub>Q</sub> is higher.	С	



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Adjacent Pin	Description of Potential Failure Effects	Failure Effect Class
NC	PG	The device operates as normal.	D
DO.	COMP	When there is internal compensation, there is a loss of PG functionality.	В
PG	COMP	When there is external compensation, there is a loss of regulation.	В
		When there is external compensation, and $V_{OUT}$ is fixed at 3.3V, there is a loss of regulation. $V_{OUT}$ = 0.	В
COMP	FB	When there is external compensation, and V <sub>OUT</sub> is fixed at 5V, there is a loss of regulation. There is an overvoltage condition.	В
		When there is external compensation, and $V_{\text{OUT}}$ is adjustable, there is a loss of regulation. There is an overvoltage condition.	В
		When $V_{OUT}$ is fixed at 3.3V, there is a loss of regulation. $V_{OUT} = 0$ .	В
FB	SS	When $V_{OUT}$ is fixed at 5V, there is a loss of regulation. $V_{OUT} = 0$ .	В
		When V <sub>OUT</sub> is adjustable, there is a loss of regulation.	В
SS	SGND	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В
SGND	CNFG/SYNCOUT	There is a loss of regulation. V <sub>OUT</sub> = 0V.	В
CNFG/		When there is internal compensation (COMP pin tied to VCC), the device operates in FPWM mode.	D
SYNCOUT	MODE/SYNC	When there is external compensation (COMP pin pulled to GND with a 49.9k $\Omega$ resistor), the device operates in AUTO mode.	D
		The RT pin is tied to GND and the MODE pin is tied to GND. The device operates as normal.	D
	RT	The RT pin is tied to GND and the MODE pin is tied to VCC. There is a loss of regulation. $V_{OUT} = 0$ .	В
MODE/SYNC		The RT pin is tied to VCC and the MODE pin is tied to GND. There is a loss of regulation. $V_{OUT} = 0$ .	В
MODE/STING		The RT pin is tied to VCC and the MODE pin is tied to VCC. The device operates as normal.	D
		The RT pin is pulled to GND with a resistor and the MODE pin is tied to GND. There is a loss of regulation.	В
		The RT pin is pulled to GND with a resistor and the MODE pin is tied to VCC. There is a loss of regulation.	В
		The RT pin is tied to GND and the EN pin is tied to VIN. There is a loss of regulation. $V_{OUT}$ = 0.	В
RT	EN/UVLO	The RT pin is tied to VCC and the EN pin is tied to VIN. The device is damaged.	Α
		The RT pin is pulled to GND with a resistor and the EN pin is tied to VIN. The performance of the device degrades.	С
EN/UVLO	NC	The device operates as normal.	D
NC	PGND1	The device operates as normal.	D
PGND1	NC	The device operates as normal.	D
NC	VIN1	The device operates as normal.	D
VIN1	NC	The device operates as normal.	D
NC	SW1	The device operates as normal.	D
SW1	SW2	The device operates as normal.	D
SW2	SW3	The device operates as normal.	D
SW3	BST	The device operates as normal.	В
BST	NC	The device operates as normal.	D
NC	VIN2	The device operates as normal.	D
VIN2	NC	The device operates as normal.	D
NC	PGND2	The device operates as normal.	D
		·	



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Adjacent Pin	Description of Potential Failure Effects	Failure Effect Class
		The DRSS pin is tied to VCC. The device operates as normal.	D
VCC	DRSS/MCOMM	The DRSS pin is tied to GND. There is a loss of regulation. V <sub>OUT</sub> = 0V.	В
	DICOS/MCCIMIN	The DRSS pin is pulled to GND with a resistor. The performance of the device degrades.	С
		The DRSS pin is tied to GND and the BIAS pin is tied to GND. The device operates as normal.	D
		The DRSS pin is tied to VCC and the BIAS pin is tied to GND. There is a loss of regulation. V <sub>OUT</sub> = 0V.	В
		The DRSS pin is pulled to GND with a resistor and the BIAS pin is tied to GND. The performance of the device degrades.	С
DRSS/MCOMM	BIAS	The DRSS pin is tied to GND and the BIAS pin is tied to $V_{\text{OUT}}$ . There is a loss of regulation.	В
		The DRSS pin is tied to VCC and the BIAS pin is tied to V <sub>OUT</sub> (<5V). The device operates as normal.	D
		The DRSS pin is tied to VCC and the BIAS pin is tied to V <sub>OUT</sub> (>5V). The device is damaged.	А
		The DRSS pin is pulled to GND with a resistor and the BIAS pin is tied to V <sub>OUT</sub> . The performance of the device degrades.	С
BIAS	NC	The device operates as normal.	D

Revision History Www.ti.com

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin No	Description of Potential Failure Effects	Failure Effect Class
1		
11		
13	The device energics of normal	D
15	- The device operates as normal.	
20		
22		
2	The device is damaged if supply > Absolute Maximum Rating.	A
3	The device is damaged if supply > 5.5V.	A
4	The device is damaged if supply > 5.5V.	A
5	The device is damaged if supply > 5.5V.	A
6	V <sub>OUT</sub> = 0V.	В
7	The device is damaged if supply > 5.5V.	А
8	The device is damaged if supply > 5.5V.	А
9	The switching frequency is undefined. The performance of the device degrades.	С
10	The device operates as normal.	D
12	V - 0V	
23	V <sub>OUT</sub> = 0V.	В
14	The decision was to be a second	_
21	- The device operates as normal.	D
16		
17	The device is damage.	A
18		
19	The device is damage.	А
24	The device is damaged if supply > 5.5V.	А
25	The device is damaged if supply > Absolute Maximum Rating.	A
26	The device is damaged if supply > Absolute Maximum Rating.	A
	1 11 13 15 20 22 2 3 4 5 6 7 8 9 10 12 23 14 21 16 17 18 19 24 25	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

# **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2025	*	Initial Release

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025