## Functional Safety Information

# TCAN1462-Q1 and TCAN1462V-Q1 Functional Safety FIT Rate, FMD, and Pin FMA



#### **Table of Contents**

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
3 Failure Mode Distribution (FMD)	4
4 Pin Failure Mode Analysis (Pin FMA)	
List of Figures	
Figure 1-1. TCAN1462-Q1 and TCAN1462V-Q1 Functional Block Diagram	2
Figure 4-1. SOIC Pin Diagram	5
Figure 4-2. VSON Pin Diagram	
Figure 4-3. SOT Pin Diagram	
List of Tables	
Table 2-1. Component Failure Rates per IEC TR 62380 and ISO 26262 Part 11	3
Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2	
Table 3-1. Die Failure Modes and Distribution	
Table 4-1. TI Classification of Failure Effects	<mark>5</mark>
Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground	
Table 4-3. Pin FMA for Device Pins Open-Circuited	6
Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin	7
Table 4-5. Pin FMA for Device Pins Short-Circuited to V <sub>CC</sub>	7
Table 4-6. Pin FMA for Device Pins Short-Circuited to V <sub>BAT</sub>	
Table 4-7. Pin FMA for Device Pins Short-Circuited to V <sub>IO</sub>	

## **Trademarks**

All trademarks are the property of their respective owners.

**STRUMENTS** Overview www.ti.com

#### 1 Overview

This document contains information for TCAN1462-Q1 and TCAN1462V-Q1 to aid in a functional safety system design. These devices are Controller Area Network (CAN) Signal improvement capable (SIC) transceivers compliant to CiA 601-4 and are available in the SOIC (D), VSON (DRB), and SOT (DDF) packages. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin Failure Mode Analysis (FMA) for the device pins of TCAN1462-Q1 and TCAN1462V-Q1

Figure 1-1 shows the device functional block diagram for reference. TCAN1462V-Q1 has the V<sub>IO</sub> input at pin 5, while TCAN1462-Q1 has a no connect (NC) at pin 5.




Figure 1-1. TCAN1462-Q1 and TCAN1462V-Q1 Functional Block Diagram

TCAN1462-Q1 and TCAN1462V-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.



## 2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TCAN1462-Q1 and TCAN1462V-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 and ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours) 8- pin SOIC (D)	FIT (Failures Per 10 <sup>9</sup> Hours) 8- pin VSON (DRB)	FIT (Failures Per 10 <sup>9</sup> Hours) 8- pin SOT (DDF)
Total Component FIT Rate	10	7	5
Die FIT Rate	3	3	3
Package FIT Rate	7	4	2

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 138 mW
Climate type: World-wide Table 8
Package factor (lambda 3): Table 17b

Substrate Material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS/BICMOS ASICs Analog & Mixed =<50V supply	25 FIT	55C

The Reference FIT Rate and Reference Virtual T<sub>J</sub> (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



## 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TCAN1462-Q1 and TCAN1462V-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Transmitter fail	49%
Receiver fail	14%
Power management or state control fail	16%
Input/output buffer fail	21%



## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TCAN1462-Q1 and TCAN1462V-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to V<sub>CC</sub> (see Table 4-5)
- Pin short-circuited to V<sub>BAT</sub> (see Table 4-6)
- Pin short-circuited to V<sub>IO</sub> (Table 4-7)

Table 4-2 through Table 4-7 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
Α	Potential device damage that affects functionality
В	No device damage, but loss of functionality
С	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Figure 4-1 shows the TCAN1462-Q1 and TCAN1462V-Q1 SOIC pin diagram. Figure 4-2 shows the TCAN1462-Q1 and TCAN1462V-Q1 VSON pin diagram. Figure 4-3 shows the TCAN1462-Q1 and TCAN1462V-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TCAN1044A-Q1, TCAN1044AV-Q1 data sheet.




Figure 4-1. SOIC Pin Diagram




Figure 4-2. VSON Pin Diagram




Figure 4-3. SOT Pin Diagram



Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
- V<sub>BAT</sub> = 6 to 24 V
- $V_{IO} = 1.7 \text{ to } 5.5 \text{ V}$

#### Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	Device will enter dominant time out mode. Unable to transmit data.	В
GND	2	None	D
V <sub>CC</sub>	3	Device unpowered, high I <sub>CC</sub> current.	В
RXD	4	RXD default is high side FET ON, with pin short to ground, it forms direct path between supply and ground causing high current	А
NC	5	None	D
V <sub>IO</sub>	5	Device will be in protected mode. Transceiver passive on bus.	В
CANL	6	V <sub>O(REC)</sub> spec violated. Degraded EMC performance.	С
CANH	7	Device cannot drive dominant to the bus, no communication possible.	В
STB	8	STB stuck low, transceiver unable to enter low-power mode.	В
Thermal Pad	-	None	D

#### Note

The VSON package includes a thermal pad.

### Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	TXD pin defaults high, device always recessive and unable to transmit data.	В
GND	2	Device unpowered.	В
V <sub>CC</sub>	3	Device unpowered.	В
RXD	4	No RXD output, unable to receive data.	В
NC	5	None	D
V <sub>IO</sub>	5	Device will be in protected mode. Transceiver passive on bus.	В
CANL	6	Device cannot drive dominant on the bus, unable to communicate.	В
CANH	7	Device cannot drive dominant on the bus, unable to communicate.	В
STB	8	STB pin defaults high, transceiver stuck in low-power mode.	В
Thermal Pad	-	None	D

#### Note

The VSON package includes a thermal pad.



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	GND	Device will enter dominant time out mode. Unable to transmit data.	В
GND	2	V <sub>CC</sub>	Device unpowered, high I <sub>CC</sub> current.	В
V <sub>CC</sub>	3	RXD	RXD output stuck high, unable to receive data.	В
NC	5	CANL	None	D
V <sub>IO</sub>	5	CANL	Bus stuck recessive, no communication possible. $I_{\rm OS}$ current may be reached on CANL.	В
CANL	6	CANH	Bus stuck recessive, no communication possible. I <sub>OS</sub> current may be reached on CANH/CANL.	В
CANH	7	STB	Driver and receiver turn off when a dominant is driven. May not enter normal mode.	В

#### Note

The VSON package includes a thermal pad. All device pins are adjacent to the thermal pad. The device behavior when pins are shorted to the thermal pad depends on which net is connected to the thermal pad.

Table 4-5. Pin FMA for Device Pins Short-Circuited to V<sub>CC</sub>

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	TXD stuck high, unable to transmit data.	В
GND	2	Device unpowered, high I <sub>CC</sub> current.	В
V <sub>CC</sub>	3	None	D
RXD	4	RXD pin stuck high, unable to receive data.	В
NC	5	None	D
V <sub>IO</sub>	5	IO pins will operate as 5V input/outputs. Microcontroller may be damaged if $V_{CC} > V_{IO}$ .	С
CANL	6	RXD always recessive, no communication possible. I <sub>OS</sub> current may be reached.	В
CANH	7	V <sub>O(REC)</sub> spec violated, degraded EMC performance.	С
STB	8	STB stuck high, transceiver always in standby mode.	В

Table 4-6. Pin FMA for Device Pins Short-Circuited to  $V_{BAT}$ 

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	Absolute maximum violation, transceiver may be damaged. Unable to transmit data.	Α
GND	2	Device unpowered, high I <sub>BAT</sub> current	В
V <sub>CC</sub>	3	Absolute maximum violation, transceiver may be damaged. Bus may be unable to communicate.	Α
RXD	4	Absolute maximum violation, transceiver may be damaged. Unable to receive data.	Α
NC	5	None	D
V <sub>IO</sub>	5	Absolute maximum violation, transceiver may be damaged.	Α
CANL	6	RXD always recessive, no communication possible. I <sub>OS</sub> current may be reached.	В
CANH	7	V <sub>O(REC)</sub> spec violated, degraded EMC performance.	С
STB	8	Absolute maximum violation, transceiver may be damaged. Transceiver stuck in low-power mode.	Α



#### Table 4-7. Pin FMA for Device Pins Short-Circuited to $V_{IO}$

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TXD	1	TXD stuck high, unable to transmit data.	В
GND	2	Device unpowered, high I <sub>IO</sub> current.	В
V <sub>CC</sub>	3	IO pins will operate as 5V input/outputs. Microcontroller may be damaged if $V_{CC} > V_{IO}$ .	С
RXD	4	RXD pin stuck high, unable to receive data.	В
NC	5	None	D
V <sub>IO</sub>	5	None	D
CANL	6	RXD always recessive, no communication possible. $I_{OS}$ current may be reached is $V_{IO} \ge 3.3V$ .	В
CANH	7	$V_{O(REC)}$ spec violated if $V_{IO} \ge 3.3V$ , degraded EMC performance.	С
STB	8	STB stuck high, transceiver always in standby mode.	В

#### Note

Table 4-7 is only applicable to the TCAN1462V-Q1 device.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated