

# ***Designing With TI SN74V2x5 FIFO Programmable Flags***

---

Gary Khazan and Clayton Gibbs

Standard Linear &amp; Logic

## **ABSTRACT**

Many FIFOs being released today include programmable almost-empty and almost-full flags. TI's newly released SN74V2x5 FIFOs are functionally equivalent to devices offered by IDT and are pin-for-pin compatible. The programmable flags can be used to provide interrupt signals when used in digital signal processor (DSP) and microprocessor applications. Additional configurations use the programmable flags for driving read-enable control pins to provide data delays and even programmable-depth shift registers.

---

## **Contents**

<b>Introduction</b> .....	<b>2</b>
Zero-Cycle Flag Latency for Driving Interrupts .....	3
Programmable Flag Operation for Data Delays .....	4
Programmable-Depth Shift Register .....	6
<b>Conclusion</b> .....	<b>7</b>

## **List of Figures**

1 Functional Example of Programmable Flags for Data Burst .....	2
2 Delay-of-Data Application .....	3
3 $\overline{\text{PAE}}$ Flag Operation .....	3
4 $\overline{\text{PAF}}$ Flag Operation .....	4
5 Typical Connections for Programmable Delay of Data .....	5
6 FIFO Input and Output Data Timing .....	5
7 Programmable-Depth Shift-Register Configuration .....	6
8 Alternate Visualization of the Programmable-Depth Shift Register .....	7

## **List of Tables**

1 TI and IDT Equivalent Programmable-Flag FIFOs .....	2
---	---


## Introduction

TI has recently released a new family of FIFOs that are speed upgrades for an equivalent IDT family of FIFOs. Table 1 lists the TI parts and the IDT pin-for-pin functional equivalents. These FIFOs provide a glueless interface to the C6x X-Bus.

**Table 1. TI and IDT Equivalent Programmable-Flag FIFOs**

SIZE	TI FIFO		IDT FIFO	
	TI DEVICE	MAXIMUM SPEED	IDT DEVICE	MAXIMUM SPEED
4096 × 18	SN74V245	133 MHz	IDT72V245	100 MHz
2048 × 18	SN74V235	133 MHz	IDT72V235	100 MHz
1024 × 18	SN74V225	133 MHz	IDT72V225	100 MHz
512 × 18	SN74V215	133 MHz	IDT72V215	100 MHz

Programmable flags in FIFOs often are used to provide a signal to indicate that a specified block of memory is available for data storage or that a specified block of stored data is available for transfer (see Figure 1). The flags are valid only as long as the condition is true, so they are ideal for providing an interrupt signal for microprocessor and digital signal-processor (DSP) applications.



**Figure 1. Functional Example of Programmable Flags for Data Burst**

The programmable flags allow blocks of data to be burst without further flag monitoring, thus reducing the control overhead needed for data transfers.

Another application for which programmable flags often are used is the delay of data (see Figure 2). Sometimes a delay is needed to allow time for decoding node addresses, data alignment, digital filtering, etc.




Figure 2. Delay-of-Data Application

### Zero-Cycle Flag Latency for Driving Interrupts

TI SN74V2x5 devices offer programmable-flag operation that occurs in the same clock cycle that triggers the flags to be asserted. The programmable almost-empty ( $\overline{\text{PAE}}$ ) flag is asserted in the same read-clock (RCLK) cycle that reduces the number of data words stored in the FIFO to the almost-empty offset value.

Figure 3 illustrates the  $\overline{\text{PAE}}$  flag operation for SN74V2x5 devices. In this example, the FIFO is in synchronous mode and, as a result, the  $\overline{\text{PAE}}$  flag is asserted and updated on the rising edge of RCLK only. A minimum skew is required between a rising RCLK edge and a rising WCLK edge for  $\overline{\text{PAE}}$  to go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than the minimum, the  $\overline{\text{PAE}}$  deassertion time might be delayed an additional WCLK cycle.





Figure 3.  $\overline{\text{PAE}}$  Flag Operation

Figure 4 shows the response of the programmable almost-full ( $\overline{\text{PAF}}$ ) flag. In this example the FIFO is in synchronous mode and, as a result, the  $\overline{\text{PAF}}$  flag is asserted and updated on the rising edge of WCLK only. As in the case of the  $\overline{\text{PAE}}$  flag deassertion, a minimum skew between the WCLK and RCLK rising edges is required for the  $\overline{\text{PAF}}$  flag to be updated during the current cycle.




**Figure 4.  $\overline{\text{PAF}}$  Flag Operation**

## Programmable Flag Operation for Data Delays

In many applications involving node networks, it is necessary to decode a node address before passing the data to the correct node. In this case, the block of data is delayed for the time needed to address the node. Also, in applications such as line buffers for HDTV, software-controlled data alignment, sample-rate conversion, and digital filtering, programmable delays are needed to achieve the desired results.


Frame buffers and some other applications require the acquisition of data before and/or after certain actions are performed. In this case, the  $\overline{\text{WEN}}$  signal defines the range of the data between start and stop actions. For instance, the controller sends a command to store a value in the programmable offset register, which defines the range of data that is to be stored continuously in the FIFO during the period of action. In any of these applications,  $\overline{\text{PAF}}$  and  $\overline{\text{PAE}}$  are used to meet the requirements.

Figure 5 shows a typical FIFO connection for the programmable delay of data. The almost-empty offset register was loaded with the value  $n = 3$  and the almost-full offset register was loaded with the value  $m = 4090$ . Figure 6 illustrates the flag behavior on the high-to-low transition of  $\overline{\text{PAF}}$  while writing to the FIFO.



**Figure 5. Typical Connections for Programmable Delay of Data**

The waveforms in Figure 6 are based on the configuration in Figure 5. The effect of this configuration is that the FIFO stores six words, then begins reading data out at the same rate as it is stored. Hence, there always is a six-cycle delay between the data being presented to the FIFO and the data being sent from the FIFO. The  $\overline{PAF}$  flag goes low when the FIFO is almost full. In this case,  $\overline{PAF}$  goes low when  $4096 - 4090 = 6$  words are written to the FIFO. It also should be noted that a minimum skew between WCLK and RCLK is required for the flags to be updated correctly.




$n = \overline{PAE}$  offset = 3  
 $m = \overline{PAF}$  offset = 4090  
 Standard synchronous mode

**Figure 6. FIFO Input and Output Data Timing**

## Programmable-Depth Shift Register

The programmable flags also can be used to realize a shift register with programmable depth. Figure 7 illustrates a data wrap-around configuration to generate an 18-tap shift register that is programmable in 18-bit increments.



**Figure 7. Programmable-Depth Shift-Register Configuration**

In this configuration, the programmable offset register is loaded when  $\overline{LD}$  is low on a low-to-high transition of WCLK. This offset determines the size of the resulting shift register. The programmable full offset,  $m$ , is an index referenced from the maximum FIFO depth,  $D$ . The size of the shift register, SRS, is calculated in equation 1.

$$\text{SRS} = (D - m) \times 18 \quad (1)$$


After the offset is programmed, data shifted into D0. While valid data is shifted into D0, D1 through D17 are shifting in invalid data. When the offset is reached,  $\overline{PAF}$  goes low, driving  $\overline{REN}$  low as well. On the next clock, the first valid bit of data is read from Q0 by D1, while another valid data bit is shifted into D0. When  $\overline{PAF}$  becomes valid, the data from Qx is presented to D(x + 1). The number of clocks necessary to shift out the first valid data bit on Q17 also is calculated using equation 1. The latency required to shift out the first data bit is the clock period,  $\tau$ , multiplied by the size of the shift register, SRS (see equation 2).

$$\text{Latency} = \tau \times \text{SRS} \quad (2)$$

The data bit present at each output,  $Q_x$ , of the FIFO can be calculated using equation 3. This equation applies when the shift register is full of valid data. This also assumes that the first data bit is labeled as bit 1, not bit 0.

$$\text{Data bit present on } Q_x = \text{number of clocks} - x \times (D - m) + 1 \quad (3)$$

Another way to visualize this shift register is shown in Figure 8.



**Figure 8. Alternate Visualization of the Programmable-Depth Shift Register**

## Conclusion

The TI SN74V2x5 family of high-speed low-voltage 18-bit FIFOs provides a glueless interface to the C6x X-Bus. Their high speed provides the next-generation choice for new DSP designs.

Programmable flags provide many design alternatives for data buffering, data bursting, and data delays. Using a wrap-around data-flow configuration, the programmable flags also can render a programmable-depth shift register.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). [www.ti.com/sc/docs/stdterms.htm](http://www.ti.com/sc/docs/stdterms.htm)

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265