











TPS566235

ZHCSJL9B - APRIL 2019 - REVISED APRIL 2019

TPS566235 4.5V 至 18V 输入、6A 同步降压转换器

1 特性

- 输入电压范围: 4.5V 至 18V
- 输出电压范围: 0.6V 至 7V
- 室温下的基准电压 ±1%
- 支持 6A 的连续输出电流
- D-CAP3™架构控制,可实现快速瞬态响应
- 集成 25mΩ 和 12mΩ R_{DS(on)} 电源 FET
- 108µA 低静态电流
- 可选 Eco-Mode™、Out-Of-Audio™和FCCM (通过 MODE 引脚)
- Out-Of-Audio™ 轻负载运行,开关频率超过 25kHz
- 支持预偏置启动功能
- 600kHz 开关频率
- 内部 1ms 软启动
- 支持陶瓷输出电容器
- 电源正常指示器
- 逐周期谷值过流保护功能
- 非闭锁,可提供 OC、OV、UV、OT 和 UVLO 保护
- 3.0mm x 2.0mm HotRod™VQFN 封装
- 使用 TPS566235 并借助 WEBENCH® 电源设计器 创建定制设计方案

2 应用

- DTV 和 STB
- 交换机和路由器
- 服务器和企业 SSD
- 监控和单板计算机
- 分布式电源系统

3 说明

TPS566235 是一款具有成本效益、高电压输入、高效的同步降压转换器,配备了集成 FET。该器件使系统设计人员能够以经济高效、低组件数和低待机电流的解决方案来完善包含各种终端设备电源总线稳压器的套件。

TPS566235 采用 D-CAP3™模式控制,此控制方式无需外部补偿组件即可实现快速瞬态响应和出色的线路/负载调整。该器件具有一个专用电路,可支持低等效串联电阻 (ESR) 输出电容器(例如专用聚合物电容器和超低 ESR 陶瓷电容器)。控制拓扑可支持高负载条件下的 CCM 模式与轻负载条件下的 DCM 运行模式之间的无缝切换。在轻负载条件下,可通过 MODE 引脚配置三种工作模式: Eco-Mode™、Out-Of-Audio™(OOA)和强制连续导通模式 (FCCM)。OOA 模式是一种独特的控制功能,可将开关频率保持在可闻频率以上,同时可将对效率的影响降至最低。


TPS566235 支持预偏置启动和电源正常指示器。它提供包括 OVP、UVP、OCP、OTP 和 UVLO 在内的全面保护。该器件采用 3.0mm x 2.0mm HotRod™封装,额定结温范围为 –40°C 至 125°C。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPS566235	VQFN (13)	3.00mm × 2.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

典型应用



效率与输出电流 Eco-mode





目录

2 3 4 5 6 7 8	特性	14 15	12.4 Device Functional Modes	
---------------------------------	----	----------	------------------------------	--

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision A (April 2019) to Revision B

Page

• 已更改 将销售状态从"预告信息"更改为"初始发行版"。....... 1



5 Pin Configuration and Functions



Pin Functions

PIN			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VIN	1	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
PGND	2,3,4,6	G	Power GND terminal for the controller circuit and the internal circuitry.
EN	5	ı	Enable pin of Buck converter. EN pin is a digital input pin, decides turn on/off Buck converter. Internal pull down current to disable converter if leave this pin open.
MODE	7	I	Eco-Mode™/OOA/FCCM Mode selection pin with external 1% resistor or connecting to VCC.
SW	8	0	Switching node connection to the output inductor and bootstrap capacitor.
BST	9	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1 uF is recommended.
VCC	10	Р	Internal LDO output for control and driver. Decouple with a minimum 1 μF ceramic capacitor as close to VCC as possible.
AGND	11	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	12	I	Feedback sensing pin for Buck output voltage. Connect this pin to the resistor divider between output voltage and AGND.
PG	13	0	Open drain power good indicator. It is asserted low if output voltage is out of PG threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start.



6 Specifications

7 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN	-0.3	20	V
	BST – SW	-0.3	6	V
Input voltage	BST	-0.3	25	V
	FB, EN, MODE	-0.3	6	V
	PGND, AGND	-0.3	0.3	V
	SW	-0.3	20	V
Output voltage	SW (10-ns transient)	-3.0	22	V
	PG	-0.3	6	V
T _J Operating junction ten	nperature	-40	150	°C
T _{stg} Storage temperature		-55	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8 ESD Ratings

			VALUE	UNIT
V Electronic d'edicale	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/	
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

9 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		VIN	4.5	18	V
		BST – SW	-0.3	5.5	V
	Input voltage	BST	-0.3	23	V
		FB, EN, MODE	-0.3	5.5	V
		PGND, AGND	-0.3	0.3	V
		SW	-0.3	18	V
	Output voltage	SW(10 ns transient)	-3.0	20	V
		PG, VCC	-0.3	5.5	V
I _{OUT}	Output current ⁽¹⁾			6	Α
TJ	Operating junction temperature		-40	125	°C
T _{stg}	Storage temperature		-40	150	°C

⁽¹⁾ In order to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current should not exceed 6A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction temperature or longer power-on hours are achievable at lower than 6A continuous output current.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



10 Thermal Information

		TPS566235	
	THERMAL METRIC ⁽¹⁾	RJN (VQFN)	UNIT
		13 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	°C/W
R ₀ JA_effective	Junction-to-ambient thermal resistance with TI EVM	34.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.1	°C/W
ΤιΨ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

11 Electrical Characteristics

Tj = -40°C to 125°C, $V_{IN} = 12$ V, typical values are at Tj = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SU	PPLY VOLTAGE	·				
V _{IN}	Input Voltage Range		4.5		18	V
I _{VIN}	VIN Supply Current	V _{EN} = 3.3V,Non Switching		108		μΑ
I _{VINSDN}	VIN Shutdown Current	$V_{EN} = 0V$		3		μΑ
VCC OUT	PUT					
V	VCC Quitaut Voltage	V _{IN} > 5.0V	4.75	4.83	4.92	V
V _{CC}	VCC Output Voltage	$V_{IN} = 4.5$, no Load	4.3	4.5		V
I _{VCC}	VCC Current Limit		20			mA
FEEDBAC	K VOLTAGE		•	•		
V	V Voltage	$T_J = 25$ °C	594	600	606	mV
V_{FB}	V _{FB} Voltage	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	591	600	609	mV
UVLO						
		Wake up VIN voltage		4.2	4.4	V
UVLO	VIN Under-Voltage Lockout	Shut down VIN voltage	3.6	3.7		V
		Hysteresis VIN voltage		500		mV
LOGIC TH	RESHOLD					
V _{EN(ON)}	EN Threshold High-level		1.22	1.32	1.42	V
V _{EN(OFF)}	EN Threshold Low-level		1.04	1.12	1.20	V
I _{EN}	EN Pull Down Current	V _{EN} = 0.8V		2		μΑ
I _{MODE}	MODE Sourcing Current			5		μA



Electrical Characteristics (continued)

Tj = -40°C to 125°C, $V_{IN} = 12$ V, typical values are at Tj = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MOSFET		'	•			
R _{DS(ON)H}	High Side MOSFET Rds(on)			25		mΩ
R _{DS(ON)L}	Low Side MOSFET Rds(on)			12		mΩ
DUTY CYC	LE and FREQUENCY CONTROL		<u> </u>			
F _{SW}	Switching Frequency			600		kHz
T _{MIN_ON}	Minimum On-time			50		ns
T _{MIN_OFF}	Minimum Off-time				200	ns
OOA Funct	ion		*	!		
T _{OOA}	Mode Operation Period			32		μs
SOFT STAF	RT	,	•			
T _{SS}	Soft Start Time			1		ms
POWER GO	OOD		•			
T _{PGDLYLH}	PG Low to High Delay	PG from low to high		160		μs
T _{PGDLYHL}	PG High to Low Delay	PG from high to low		32		μs
-	PG Threshold	V _{FB} falling (fault)		85		%
		V _{FB} rising (good)		90		%
V_{PGTH}		V _{FB} rising (fault)		115		%
		V _{FB} falling (good)		110		%
I _{PGSK}	PG Sink Current	V _{PG} = 0.5V		52		mA
I _{PGLK}	PG Leak Current	V _{PG} = 5.5V			1	μA
CURRENT	LIMIT					
I _{OCL}	Over Current Threshold	Valley current set point	6.6	7.6	8.6	Α
I _{NOCL}	Negative Over Current Threshold			3.4		Α
OUTPUT U	NDERVOLTAGE AND OVERVOLTAGE	PROTECTION	·	•		
\ /	OVD Trie Threehold	V _{FB} rising (fault)		125		%
V_{OVP}	OVP Trip Threshold	V _{FB} falling (good)		120		%
t _{OVPDLY}	OVP Prop Deglitch			32		μs
	LIVE Trip Throubald	V _{FB} falling (fault)		60		%
V_{UVP}	UVP Trip Threshold	V _{FB} rising (good)		65		%
t _{UVPDLY}	UVP Prop Deglitch			256		μs
THERMAL	PROTECTION		•		<u> </u>	
T _{OTP}	OTP Trip Threshold ⁽¹⁾			150		°C
T _{OTPHYS}	OTP Hysteresis ⁽¹⁾			20		°C

⁽¹⁾ Not production tested



11.1 Typical Characteristics


 T_J =-40°C to 125°C, V_{IN} =12V(unless otherwise noted)



TEXAS INSTRUMENTS


Typical Characteristics (接下页)


 T_J =-40°C to 125°C, V_{IN} =12V(unless otherwise noted)





Typical Characteristics (接下页)








12 Detailed Description

12.1 Overview

The TPS566235 is high density synchronous Buck converter which operates from 4.5 V to 18 V input voltage (V_{IN}), and the output range is from 0.6 V to 7 V. It has 25-m Ω and 12-m Ω integrated MOSFETs that enable high efficiency up to 6 A. The proprietary D-CAP3TM mode enables low external component count, ease of design, optimization of the power design for cost, size and efficiency. The TPS566235 has ultra-low quiescent current (ULQTM) mode. This feature is beneficial for long battery life in system standby mode. The device employs D-CAP3TM mode control that provides fast transient response with no external compensation components. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. There are three operation modes can be configured by MODE pin at light load: Eco-ModeTM, OOA and FCCM. Eco-ModeTM allows the TPS566235 to maintain high efficiency at light load. OOA mode makes switching frequency above audible frequency (25kHz), even there is no loading at output side. FCCM mode has the constant switching frequency at both light and heavy load. TPS566235 are able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

12.2 Functional Block Diagram





12.3 Feature Description

12.3.1 PWM Operation and D-CAP3™ Control

The main control loop of the Buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3™ mode control. The D-CAP3™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS566235 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and it is inversely proportional to the converter input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3TM control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS566235 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in 公式 1.

$$f_{p} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(1)

At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS566235. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is related to the switching frequency. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

12.3.2 Power Good

The Power Good (PG) pin is an open drain output. Once the FB pin voltage is between 90% and 110% of the internal reference voltage (V_{REF} =0.6V), the PG is de-asserted and floats after a 160 μ s de-glitch time. A pull-up resistor of 100 μ s recommended to pull it up to VCC. The PG pin is pulled low when the FB pin voltage is lower than 85% or greater than 115% threshold or in an event of thermal shutdown or during the soft-start period. PG de-glitch time (from high to low) is 32 μ s.

12.3.3 Soft Start and Pre-Biased Soft Start

The TPS566235 has an internal 1.0 ms soft-start time. Soft start can prevent the overshoot of output voltage during start up. When the EN pin becomes high, internal soft-start function begins ramping up the reference voltage to the PWM comparator.

The TPS566235 can prevent current from being pulled from the output during startup if the output is pre-biased. The device disables the switching of both the high-side and low-side FETs until the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}). Then, the controller start the first high side FET gate driver pulses. This scheme prevents the initial sinking of the pre-bias output, and ensure that the output voltage starts and ramps up into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

12.3.4 Over current Protection and Undervoltage Protection

The TPS566235 has the over current protection and undervoltage protection. The output over current limit (OCL) is implemented using a cycle-by-cycle valley detect circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.



Feature Description (接下页)

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over current protection. When the load current is higher than the over current threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the device will shut off after a wait time of 256 µs and then re-start after the hiccup time (typically 7xTss). When the over current condition is removed, the output will be recovered.

12.3.5 Over Voltage Protection

TPS566235 has the over voltage protection function by monitoring the feedback voltage (V_{FB}). When the feedback voltage becomes higher than 125% of V_{REF} , the OVP comparator output goes high and turns off both high-side and low-side MOSFETs after a wait time of 32 μ s. This protection is a non-latching operation. The device re-starts switching when the feedback voltage falls below 120% of V_{REF} .

12.3.6 UVLO Protection

The undervoltage lockout (UVLO) protection monitors the VCC pin voltage to protect the internal circuitry from low input voltages. When the voltage is lower than UVLO threshold voltage, the under-voltage lockout circuit prevents mis-operation of the device by turning off both high-side and low-side MOSFETs. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 500 mV (typical). This is a non-latch protection.

12.3.7 Thermal Shutdown

The device monitors the internal die temperature. If it exceeds the thermal shutdown threshold value (typically 150°C), the device shuts off. This is a non-latch protection.

12.4 Device Functional Modes

12.4.1 Light Load Operation

TPS566235 has a MODE pin which can setup three different modes of operation for light load running. The light load operation mode includes Eco-Mode™, Out-Of-Audio™ mode and FCCM mode.

12.4.2 MODE Pin Configuration

TPS566235 detect the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in 表 1. TPS566235 internally has a comparator to compare this voltage with reference voltage and decide which mode to choose. The voltage on the MODE pin can be set by connecting to VCC pin or connecting a resistor R_M between this pin and AGND. There is a source current of 5 μA at the mode pin and generate voltage for mode selection to avoid noise and spurious trigger. The V_{MODE} voltage range and recommended resistor value is shown in 表 1. The MODE pin setting can be reset only by VIN power cycling or EN toggle.

表 1. Mode Pin Settings

V _{MODE}	0-0.3 V	0.3 V-1.2 V	>1.2 V
Recommended Resistor	0 Ω	100 kΩ-150 kΩ	To VCC (recommend) or $R_{\text{M}}\text{>}400\text{k}\Omega$
Operating Mode	Eco-Mode™	OOA	FCCM



₹ 18 shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold (V_{IN} is higher then UVLO threshold). After the voltage on VCC crosses the rising UVLO threshold, it takes about 60 µs to read the mode setting. The output voltage starts ramping after 10 µs from the mode reading is done.




图 18. Start-Up Sequence

12.4.3 Advanced Eco-Mode™ Control

The advanced Eco-ModeTM control scheme to maintain high efficiency at light loads. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it is in continuous conduction mode so that it takes more time to discharge the output to the level of reference voltage with a smaller load current. The light load current where the transition to Eco-ModeTM operation happens ($I_{OUT(LL)}$) can be calculated from $\Delta \vec{x}$ 2.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application).

12.4.4 Out-Of-Audio™ Mode

Out-Of-Audio™ (OOA) light-load mode is a unique control feature that keeps the switching frequency above audible frequency with minimum reduction in efficiency. It prevents audio noise generation from the output capacitors and inductor. During Out-of-Audio operation, the OOA control circuit monitors the states of both high-side and low-side MOSFETs and forces them switching if both MOSFETs are off for more than 32 µs. When both high-side and low-side MOSFETs are off for more than 32 µs during a light-load condition, the low side FET will discharge until reverse OC happens or output voltage drops to trigger the high-side FET on.

If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 25 kHz which avoids the audible noise in the system.



12.4.5 Force CCM Mode

Force CCM (FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (F_{SW}) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

12.4.6 Standby Operation

The TPS566235 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 3 μ A when in standby condition. EN pin is pulled low internally when it is floating and the device is disabled by default.



13 Application and Implementation

注

Information in the following application sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

13.1 Application Information

The schematic of ₹ 19 shows a typical application for TPS566235. This design converts an input voltage range of 4.5 V to 18 V down to 1.05 V with a maximum output current of 6 A.

13.2 Typical Application




图 19. Application Schematic

13.2.1 Design Requirements

表 2. Design Parameters

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Output voltage			1.05		V
I _{OUT}	Output current			6		Α
ΔV_{OUT}	Transient response	I _{OUT} : 10%-90%, 2.5A/μs	±5% x V _{OUT}			
V _{IN}	Input voltage		4.5	12	18	V
V _{OUT(ripple)}	Output voltage ripple			2% x V _{OUT}		
F _{SW}	Switching frequency			600		kHz
	Light load operation mode			Eco-Mode™		
T _A	Ambient temperature			25		°C

13.2.2 Detailed Design Procedure

13.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS566235 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

· Run electrical simulations to see important waveforms and circuit performance



- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.2.2.2 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See 表 3 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using $\Delta \pm 3$ and $\Delta \pm 4$. It is important that the inductor is rated to handle these currents.

$$I_{L(ms)} = \sqrt{I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT} \right)}{V_{IN(max)} \times L_{OUT} \times F_{SW}} \right)^2}$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
(4)

During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

13.2.2.3 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In D-CAP3™, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in 表 3

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$

V 00	R _{LOWER}	R _{UPPER}		L _{OUT} (µH)		C _{OUT} (μF)		C _{FF} (pF)	
V _{OUT} (V)	(kΩ)	(kΩ)	MIN	TYP	MAX	MIN	MAX	MIN	MAX
1	20	13.3	0.68	1	4.7	44	110	-	-
1.05	20	15	0.68	1	4.7	44	110	-	-
1.2	20	20	1	1.2	4.7	44	110	-	-
1.5	20	30	1	1.2	4.7	44	110	-	-
1.8	20	40	1.2	1.5	4.7	44	110	-	-
2.5	20	63.3	1.5	2.2	4.7	44	110	-	-
3.3	20	90	1.5	2.2	4.7	44	110	10	220
5	20	146.6	1.5	2.2	4.7	44	110	10	220

表 3. Recommended Component Values

13.2.2.4 Input Capacitor Selection

The minimum input capacitance required is given in 公式 5.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(5)


TI recommends using a high quality X5R or X7R input decoupling capacitors of 44 μ F on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 公式 6 below:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}$$
(6)




13.2.3 Application Curves


图 20 through 图 35 applies to the circuit of 图 19. $V_{IN} = 12 \text{ V}$, $T_{J} = 25 ^{\circ}\text{C}$ (unless otherwise specified)











14 Power Supply Recommendations

The TPS566235 is intended to be powered by a well regulated dc voltage. The input voltage range is 4.5 V to 18 V. TPS566235 is Buck converter, the input supply voltage must be bigger than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS566235 circuit, some additional input bulk capacitance is recommended. Typical values are 100 μ F to 470 μ F.



15 Layout

15.1 Layout Guidelines

When laying out the printed circuit board, the following guideline should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of ₹ 36

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3" x 3", four-layer PCB with 2-oz. copper used as example.
- Place the decoupling capacitors right across VIN as close as possible.
- Place output inductors and capacitors with IC at the same layer, SW routing should be as short as possible to
 minimize EMI, and should be a wide plane to carry big current, enough vias should be added to the PGND
 connection of output capacitor and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- FB could be wide and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias near GND and near input capacitors to reduce parasitic inductance and improve thermal performance.

15.2 Layout Example




图 36. PCB Layout Recommendation Diagram



16 器件和文档支持

16.1 器件支持

16.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

16.1.2 开发支持

16.1.2.1 使用 WEBENCH® 工具创建定制设计

单击此处,使用 TPS566235 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

- 1. 首先输入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

16.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

16.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

16.4 商标

D-CAP3, Eco-Mode, Out-Of-Audio, HotRod, Advanced Eco-Mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

16.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

16.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



17 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 31-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS566235RJNR	Active	Production	VQFN-HR (RJN) 13	3000 LARGE T&R	Yes	Call TI Sn	Level-2-260C-1 YEAR	-40 to 125	566235
TPS566235RJNR.A	Active	Production	VQFN-HR (RJN) 13	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	566235
TPS566235RJNT	Active	Production	VQFN-HR (RJN) 13	250 SMALL T&R	Yes	Call TI Sn	Level-2-260C-1 YEAR	-40 to 125	566235
TPS566235RJNT.A	Active	Production	VQFN-HR (RJN) 13	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	566235
TPS566235RJNTG4	Active	Production	VQFN-HR (RJN) 13	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	566235
TPS566235RJNTG4.A	Active	Production	VQFN-HR (RJN) 13	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	566235

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

PLASTIC SMALL OUTLINE- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月